

# NCTU-CS Digital System Lab.

## Online Test (11/28)

### Data Preparation

---

1. Extract LAB data from TA's directory.

```
% tar xvf ~2016dlabta02/OT11_28.tar
```

### Design Description and Examples

---

Design the 3X3 **signed complex** Matrix multiplication,  $A*B = C$ , and find real part and image part the **fourth, fifth, sixth** greatest number from the members of C:

$$\begin{matrix} A & & B & & C \\ \begin{bmatrix} 3+i & 0+3i & -2+2i \\ 1+i & 7 & 0 \\ 2 & 7+2i & 1+4i \end{bmatrix} & * & \begin{bmatrix} 4+3i & -7+2i & 1+i \\ 2-3i & 2 & 3-5i \\ 0+i & 1-i & 0 \end{bmatrix} & = & \begin{bmatrix} ? & ? & ? \\ ? & ? & ? \\ ? & ? & ? \end{bmatrix} \end{matrix}$$

Input :

You will get 18 input numbers from in\_real[5:0] and in\_image[5:0] respectively, and place inputs into A , B sequentially by the following rule:

$$A = \begin{bmatrix} pos1 & pos2 & pos3 \\ pos4 & pos5 & pos6 \\ pos7 & pos8 & pos9 \end{bmatrix}$$

$$B = \begin{bmatrix} pos10 & pos11 & pos12 \\ pos13 & pos14 & pos15 \\ pos16 & pos17 & pos18 \end{bmatrix}$$

Output :

Ex:

After compute the matrix multiplication, answer is :  $\begin{bmatrix} 24+3i & -27+20i & 31+i \\ 21-3i & 2 & 30-5i \\ 0+i & 1-3i & 0 \end{bmatrix}$  output

real part and image part the **fourth, fifth, sixth** greatest number, respectively.

out\_real[13:0]: 21, 2, 1

out\_image[13:0]: 1, 1, 0

**You should output answer in continuous 3 cycles with out\_valid high.**

Your goal is to compute these operations by above rules and output the correct answer.

### Inputs

---

1. input data for **in\_real[5:0]** and **in\_image[5:0]** is valid with **in\_valid** is high.
2. **in\_real[5:0]** and **in\_image[5:0]** are **singed**.
3. All inputs will be changed at clock *negative* edge.

Input Signals	Bit Width	Description
clk	1	clock
rst_n	1	<b>asynchronous</b> active- <b>low</b> reset
in_real	6	6 bit signed <b>real</b> inputs
in_image	6	6 bit signed <b>image</b> inputs
in_valid	1	high when <b>in_real[5:0]</b> , <b>in_image[5:0]</b> is valid

## Outputs

---

1. Your answer should output at **out\_real[13:0]** and **out\_image[13:0]** in continuous 3 cycles with **ou\_valid** high.
2. **out\_real[13:0]** & **out\_image[13:0]** are **singed**
3. **out\_valid** should be low and **out\_real[13:0]** and **out\_image[13:0]** should be set to zero after initial reset.
4. **out\_valid** should be set to high when output value is valid.
5. The latency of your design in each pattern should not be larger than 100 cycles.
6. All outputs are synchronized at clock **positive** edge.
7. Test pattern will check whether your answer is correct or not at clock **negative edge** when **out\_valid** is high.


Output Signals	Bit Width	Description
out_real	14	output result
out_image	14	output result
out_valid	1	high when <b>out_real[13:0]</b> and <b>out_image[13:0]</b> are valid.

## Specifications

---

1. Top module name : **OT11\_28** (File name : **OT11\_28.v**)
2. Input pins: **clk** , **rst\_n** , **in\_valid** , **in\_real[5:0]**, **in\_image[5:0]**.
3. Output pins: **out\_valid** , **out\_real[13:0]**, **out\_image[13:0]**.
4. **out\_valid** should not be raised when **in\_valid** is high.
5. It is **active-low asynchronous** reset.
6. Clock period: 3.5ns
7. The latency of your design in each pattern should not be larger than 100 cycles.
8. Grading policy:
  - Design: 70%
  - Area: 10%
  - Time: 10%
  - Question: 10%

## Block Diagram



## Note

- Simulation step:
  - Put your design in 01\_RTL
  - Simulation to check design : ./01\_run
  - Show wave to debug: nWave &
  - Go to folder 02\_SYN/ and check synthesis : ./01\_run\_dc
  - Go to folder 03\_GATE/ and check s : ./01\_run.f
  - Clear up : ./09\_clean\_up
- Please add your student ID and name to the file name of .v file before upload file on e3 platform:  
OT11\_28\_0556123\_陳小明.v
- Sample waveform:

