# 數位電路期末專題報告

# 目錄

- 1 簡介
- <sup>2</sup> BASYS 3
- 3 電路設計
- 4 狀態機設計

- 5 模組電路
- 9 專題成果
- 7 心得與結論


# 簡介

這次的期末專題,將整學期學習的內容整合。結合設計有限狀態機的數位控制電路、並整合暫存器和全加法進行資料的儲存與運算,最後利用解碼器輸出,將成果燒錄在BASYS 3板子呈現

### BASYS 3

BASYS 3 是由 Digilent 公司設計與製造的一款入門級 FPGA 開發板,專為數位電路設計與嵌入式系統學習而設計。

該板子採用了 Xilinx Artix-7 FPGA 作為核心處理單元,提供強大的計 算能力與靈活性,適合進行各類數 位系統的設計與驗證。




# 電路設計

電路圖:

設計電路功能:

使用指撥開關,透過控制彈跳開關(K),將數值依次輸入,加數、被加數,最後使其相加,將結果顯示在七段顯示器以及LED上




button system:改善輸出過長的高電位信號

control system:產生所需控制訊號

# 狀態機設計

有限狀態機初始狀態為Process 1(選擇被加數) 按下按鈕切換為下個狀態Wait(此時顯示被加數)(選擇加數) 再按下按鈕切換狀態為Process 2(此時顯示加數) 再度按下按鈕會將加法結果呈現出來(Done) 再度按下按鈕(以上不斷迴圈)



#### state table

	Inp	ut	Output	
5,	۶.	k	h, hoslA	B
0	0	D	00001	1
0	D	-	0 1001	J
0	-	0	1 )   (	O
0	-	-(	1011	D
1	0	0	[ 0   0 /	0
1	D		1 1 0 /	0
1		0	1 1 0 0 0	1
/	1	1	0 0 0 0	/

	<del></del>			10	
0		1			١.
ľ		ſ			
0	= 5	- (	b	ı	


		ς <sub>ι</sub> ςο						5,50	)
Ť	K		00	01	11	10	K	/	1
+		0	1	4		(		0	
1		ı	-	(				ſ	F
		A	2	564	5		13	Ξ	S

K	V 00	1011	1/0
-	7 1	+ + 1	

#### Implement combinational logic

# 狀態機設計


```
timescale 1ns / 1ps
module FSM(clock, reset, kout, select, load, n0,n1,s0,s1,sa,sb);
    input clock;
                                                         FDCE#
    input reset;
                                                         (.INIT(1'bl) )FDCE_inst_1(
    input kout;
                                                         .Q(s0),
    output select;
                                                         .C(clock),
    output load;
                                                         .CE(1'b1),
    output sa, sb;
                                                         .CLR(reset),
    output n0, n1, s0, s1;
                                                         .D(n0));
    wire n0, n1, s0, s1;
                                                         FDCE FDCE_inst_2(
                                                         .Q(s1),
    assign n1=(~kout&s1 | s1&~s0 | ~s1&s0&kout);
                                                         .C(clock),
    assign n0=(s0^kout);
                                                         .CE(1'b1),
    assign select=s1^s0;
                                                         .CLR(reset).
    assign load=~s1&s0;
                                                         .D(n1));
    assign sa=~s0 l~s1;
    assign sb=(\sim s1\&\sim s0 \mid s1\&s0);
                                                     endmodule
```



# 模組電路(KOUT)

此電路是為了改善當按鈕按下時FSM的快速切換狀態,用來改善輸出過長的高電位信號

#### logic circuit




```
timescale lns / lps
module KOUT(clock, reset, k, s0, s1, s2, kout);
    input clock, k, reset;
    output s0, s1, s2;
                                 FDCE FDCE_inst_2(
    output kout;
                                  .Q(s1),
                                  .C(clock),
    assign kout=(~s1&s2);
                                  .CE(1'b1),
                                  .CLR(reset),
    FDCE FDCE inst 1(
                                  .D(s0);
     .Q(s0),
                                  FDCE FDCE_inst_3(
    .C(clock),
                                  .Q(s2),
    .CE(1'b1),
                                  .C(clock),
    .CLR(reset),
                                  .CE(1'b1),
    .D(k);
                                  .CLR(reset),
                                  .D(s1));
                             endmodule!
```

### 模組電路(解多公器)

此電路能將輸入切換到不同的線路輸出 並藉由select控制

logic circuit

In A
Select B



//當select = 1 輸出為紅色


```
timescale lns / lps
module demultiplexer(in, select, A, B);
    input [3:0]in;
    input select;
    output [3:0]A;
    output [3:0]B;
    assign A[0] = in[0] \& select;
    assign A[1] = in[1] \& select;
    assign A[2] = in[2] \& select;
    assign A[3] = in[3] \& select;
    assign B[0] = in[0] \& \sim select;
    assign B[1] = in[1] \& \sim select;
    assign B[2] = in[2] \& \sim select;
    assign B[3] = in[3] \& \sim select;
'endmodule
```

### 模組電路(暫存器)

此電路能將輸入儲存並不斷輸出 藉由load控制資料存儲

logic circuit //當loa

//當load = 1 為紅色 //當load = 0 為綠色




```
timescale lns / lps
module register(I,load,clock,reset,R);
     input [3:0]I;
     input load, clock, reset;
    output [3:0]R;
     assign D0=(I[0]\&load)I(R[0]\&\sim load);
     assign D1=(I[1]\&load)I(R[1]\&\sim load);
     assign D2=(I[2]\&load)I(R[2]\&\sim load);
     assign D3=(I[3]\&load)I(R[3]\&\sim load);
     FDCE FDCE_inst_1(
                            FDCE FDCE_inst_2(
                             .Q(R[1]),
     .Q(R[0]),
                             .C(clock),
     .C(clock),
                             .CE(1'b1).
     .CE(1'b1),
                             .CLR(reset).
                                                      FDCE FDCE_inst_4(
     .CLR(reset),
                             .D(D1));
                                                      .Q(R[3]),
     .D(D0));
                                                      .C(clock),
                            FDCE FDCE_inst_3(
                                                      .CE(1'b1),
                             .Q(R[2]),
                                                      .CLR(reset),
                             .C(clock),
                                                      .D(D3));
                             .CE(1'b1).
                             .CLR(reset),
                                                   endmodule
                             .D(D2));
```


### 模組電路(加法器)

此電路能將輸入相加後輸出

#### logic circuit



full adder



```
timescale lns / lps
module adder (A, B, Cin, Sum, Cout);
    input A, B, Cin;
    output Sum, Cout;
    assign Sum = A ^ B ^ Cin;
    assign Cout = (A \& B) \mid (Cin \& (A \land B));
!endmodule
module adder4b (A, B, Ci, S, Co);
    input [3:0]A, B;
    input Ci;
    output [3:0] S;
    output Co;
    wire c_out_wire0, c_out_wire1, c_out_wire2;
    adder FAO (.A(A[0]), .B(B[0]), .Cin(Ci),
                                                    .Sum(S[0]), .Cout(c_out_wire0));
    adder FA1 (.A(A[1]), .B(B[1]), .Cin(c_out_wire0), .Sum(S[1]), .Cout(c_out_wire1));
    adder FA2 (.A(A[2]), .B(B[2]), .Cin(c_out_wire1), .Sum(S[2]), .Cout(c_out_wire2));
    adder FA3 (.A(A[3]), .B(B[3]), .Cin(c_out_wire2), .Sum(S[3]), .Cout(Co));
!endmodule
```

### 模組電路(多工器系統)

輸入資料:有兩筆資料 IN1 和 IN2

控制端口:A、B

輸出端口:有兩個輸出端口 OUT1 和 OUT2


狀態:這個設計有三種可能的輸出組合:

• 狀態1:當 OUT1 = IN1, OUT2 = 0 (A=1、B=0)


• 狀態2:當 OUT1 = 0 , OUT2 = IN2(A=0、B=1)

• 狀態3:當 OUT1 = IN1, OUT2 = IN2(A=1、B=1)

logic circuit



電路位置



wire c\_out\_wire0, c\_out wire [3:0]AA,BB;

```
assign AA[0]=A[0]&sa;
   assign AA[1]=A[1]&sa;
   assign AA[2]=A[2]&sa;
    assign AA[3]=A[3]&sa;
    assign BB[0]=B[0]&sb;
    assign BB[1]=B[1]&sb;
   assign BB[2]=B[2]&sb;
    assign BB[3]=B[3]&sb;
   adder FAO (.A(AA[0]), .B(BB[0]), .Cin(Ci),
                                                       .Sum(S[0]), .Cout(c out wire0));
   adder FA1 (.A(AA[1]), .B(BB[1]), .Cin(c_out_wire0), .Sum(S[1]), .Cout(c_out_wire1));
   adder FA2 (.A(AA[2]), .B(BB[2]), .Cin(c_out_wire1), .Sum(S[2]), .Cout(c_out_wire2));
   adder FA3 (.A(AA[3]), .B(BB[3]), .Cin(c_out_wire2), .Sum(S[3]), .Cout(Co));
!endmodule
```

//這裡將邏輯電路直接串在加法器前


### 模組電路(解碼器)

此電路能將二進制的輸入轉換成七段顯示器的輸出

#### Verilog code

```
timescale lns / lps
module decoder( binary_in, segment_out);
input [3:0] binary_in;
output [6:0] segment_out;
wire a, b, c, d;
assign segment_out[0] = ~((~a & ~c) | (~a & d) | (~b & ~c & d) | (a & c & ~d) | (b & ~d) | (b & c));
assign segment_out[1] = ~((~c & ~d) | (~a & ~c) | (a & ~b & d) | (~a & ~b & ~d) | (a & b & ~d));
assign segment_out[2] = ~((~c & d) | (c & ~d) | (a & ~b) | (~b & ~c) | (a & ~c));
assign segment_out[3] = ~((a & ~b & c) | (~a & ~c & ~d) | (~b & d) | (~a & b & c) | (a & b & ~c));
assign segment_out[4] = ~((~a & ~c) | (~a & b) | (c & d) | (b & d));
assign segment_out[5] = ~((~a & ~b) | (~a & c & ~d) | (~b & c & ~d) | (b & d));
assign segment_out[6] = ~((~c & d) | (b & ~c) | (~a & c & ~d) | (b & d) | (a & ~b & c));
endmodule
```

設計七段顯示器的解碼器 下圖為共陰極(code設計為陽極)



### 模組電路(TOP.V)

```
'timescale 1ns / 1ps
module TOP(
    input clock,
    input reset,
    input k,
    input [3:0]in,
    output [6:0] seg_sum,
    output [6:0] seg_carry,
    output Co
);
    wire select, load;
    wire [3:0] A, B, R;
    wire [3:0] S;
    wire sa, sb;
```

```
KOUT kout_inst (
                     demultiplexer demux_inst (
    .clock(clock),
                          .in(in),
    .reset(reset),
                          .select(select),
    .kout(kout),
                          .A(A),
    .k(k)
                          .B(B)
);
                     );
FSM fsm_inst (
                     register reg_inst (
    .clock(clock),
    .reset(reset),
                         .I(A),
    .kout(kout),
                         .load(load),
    .select(select),
                         .clock(clock),
    .load(load),
                         .reset(reset),
    .sa(sa),
                          .R(R)
    .sb(sb)
                     );
);
```

```
adder4b adder_inst (
    .A(R),
    .B(B),
    .Ci(1'b0),
    .S(S),
    .Co(Co),
    .sa(sa),
    .sb(sb)
);
           decoder seg_sum_inst (
                .binary_in(S),
                .segment_out(seg_sum)
           );
           decoder seg_carry_inst (
                .binary_in({3'b000, Co}).
                .segment_out(seg_carry)
           );
       endmodule
```

## 模組電路(tb\_TOP.v)

#### Verilog code

```
timescale 1ns / 1ps
module tb_TOP;
    reg clock;
   reg reset;
   reg k;
    reg [3:0] in;
    wire [6:0] seg_sum;
    wire [6:0] seg_carry;
    final uut (
        .clock(clock),
        .reset(reset),
        .k(k),
        .in(in),
        .seg_sum(seg_sum),
        .seg_carry(seg_carry)
```

```
initial begin
    reset = 1;
    k = 0;
    in = 4'b00000;
    #50 \text{ reset} = 0;
    #10 k = 0;
    #50 in = 4'b1000;
    #10 k = 1;
    #50 k = 0;
    \#60 \text{ k} = 1; in = 4'b1010;
    #50 k = 0;
    #40 k=1;
    #50 k=0;
    #150
    $finish;
end
```

endmodule

```
initial begin
  clock = 0;
  forever #5 clock = ~clock;
end
```

### 約束檔腳位設置

```
## Clock signal
 set_property PACKAGE_PIN W5 [get_ports clock]
 set property IOSTANDARD LVCMOS33 [get ports clock]
 create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports clock]
 ## Switches
 set_property PACKAGE_PIN_V17 [get_ports {in[0]}]
     set property IOSTANDARD LVCMOS33 [get ports {in[0]}]
 set property PACKAGE PIN V16 [get ports {in[1]}]
     set property IOSTANDARD LVCMOS33 [get ports {in[1]}]
 set property PACKAGE PIN W16 [get ports {in[2]}]
     set property IOSTANDARD LVCMOS33 [get ports {in[2]}]
 set property PACKAGE PIN W17 [get ports {in[3]}]
     set property IOSTANDARD LVCMOS33 [get ports {in[3]}]
## LEDs
set property PACKAGE PIN U16 [get ports {pulse}]
set property IOSTANDARD LVCMOS33 [get ports {pulse}]
set property PACKAGE PIN E19 [get ports {Co}]
     set property IOSTANDARD LVCMOS33 [get ports {Co}]
```


```
set_property PACKAGE_PIN W7 [get_ports {seg_sum[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[0]}]
set_property PACKAGE_PIN W6 [get_ports {seg_sum[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[1]}]
set_property PACKAGE_PIN U8 [get_ports {seg_sum[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[2]}]
set_property PACKAGE_PIN V8 [get_ports {seg_sum[3]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[3]}]
set_property PACKAGE_PIN U5 [get_ports {seg_sum[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[4]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[5]}]
    set_property PACKAGE_PIN V5 [get_ports {seg_sum[5]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[5]}]
    set_property PACKAGE_PIN U7 [get_ports {seg_sum[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {seg_sum[6]}]
```

#### ##Buttons


```
set_property PACKAGE_PIN U18 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property PACKAGE_PIN T18 [get_ports k]
set_property IOSTANDARD LVCMOS33 [get_ports k]
```

### 波型模擬

時鐘訊號 重置訊號 按鈕輸入信號 處理後的按鈕輸入信號 指撥開關輸入信號 七段顯示器加總輸出 七段顯示器進位輸出 進位LED輸出 指撥開關A輸入 暫存器輸出 指撥開關B輸出 R&B加總輸出 選擇線路訊號 暫存訊號 判斷A訊號是否輸入加法器 判斷B訊號是否輸入加法器



### 專題成果



https://youtu.be/hRMxEYwLPM8

### 心得與結論

本次的期末專題,將整個課程學習的內容整合,讓我更熟悉軟體的操作。無論是在撰寫程式、燒錄板子,中間除錯的過程,還有在最後一次上課中重新調整電路的壓力,這些吸收到的經驗,都令我受益良多。

# THANK YOU!



