

NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing

Qiang Ma and Martin D. F. Wong, *Fellow, IEEE*

Abstract—In this paper, we introduce and study the rectangle escape problem (REP), which is motivated by printed circuit board (PCB) bus escape routing. Given a rectangular region R and a set S of rectangles within R , the REP is to choose a direction for each rectangle to escape to the boundary of R , such that the resultant maximum density over R is minimized. We prove that the REP is NP-complete, and show that it can be formulated as an integer linear programming (ILP). A provably good approximation algorithm for the REP is developed by applying linear programming (LP) relaxation and a special rounding technique to the ILP. In addition, an iterative refinement procedure is proposed as a postprocessing step to further improve the results. Our approximation algorithm is also shown to work for more general versions of REP: weighted REP and simultaneous REP. Our approach is tested on a set of industrial PCB bus escape routing problems. Experimental results show that the optimal solution can be obtained within several seconds for each of the test cases.

Index Terms—Approximation algorithm, linear programming relaxation, NP-completeness, printed circuit board (PCB) routing.

I. INTRODUCTION

IN THE rectangle escape problem (REP), we are given a rectangular region R and a set S of rectangles staying within R , where each rectangle has to “escape” to one of the four boundaries of R . By “escape” we mean projecting the rectangle onto one of the four boundaries of R , namely, left, right, top, or bottom. The resultant rectangle (including the region of the original rectangle) is called a projection rectangle. The objective of REP is to determine an escape direction for each rectangle in S , such that the resultant maximum density over the region R is minimized. In the region R , the density at a point is the number of projection rectangles containing this point, and the point with largest

Manuscript received September 12, 2011; revised December 21, 2011 and February 28, 2012; accepted March 19, 2012. Date of current version August 22, 2012. This work was supported in part by the National Science Foundation, under Grant CCF-1017516. The preliminary version of this article appeared in the Proceedings of ASPDAC’11 [9]. This paper was recommended by Associate Editor E. Young.

Q. Ma is with the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA, and also with Synopsys, Inc., Mountain View, CA 94043 USA (e-mail: qma@synopsys.com).

M. D. F. Wong is with the Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA (e-mail: mdwong@illinois.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCAD.2012.2193581

density defines the maximum density over R . Fig. 1 illustrates the REP; Fig. 1(a) shows the input rectangles in S , while Fig. 1(b) and (c) gives two escape solutions to this problem. The shaded region attached to each rectangle is the extension of the corresponding rectangle after escaping. It is easy to see that the resultant maximum densities of the two escape solutions in Fig. 1(b) and (c) are 2 and 3, respectively. The objective of the REP is to minimize the maximum density over the rectangular region R , so the solution in Fig. 1(b) is better than the solution in Fig. 1(c).

The study of the REP is motivated by the escape routing problem on the bus level in printed circuit boards (PCBs). In the past few years, as the dimensions of packages and PCBs keep decreasing and the pin counts and routing layers keep increasing, the escape routing problem, which is to route nets from their pins to the component boundaries, becomes more and more critical [3], [10]–[12]. In a PCB bus escape routing instance, the nets of a bus are preferred to be routed together, without mixing with the nets from other buses [4], [5], [7]. From industrial manual routing solutions, we observe that the escape routes of all the nets of a bus are typically within one of its projection rectangles, which can be obtained by extending the bounding box of the pin cluster of the bus to one of the component boundaries. A projection rectangle of a bus is defined as the rectangular region including the bounding box of the pin cluster of the bus as well as the extension part obtained by projecting the bounding box to one of the boundaries. The shaded region in Fig. 2 demonstrates a projection rectangle of a bus. Fig. 3 shows the four projection rectangles of a bus, together with an example escape routing to the right boundary. The bounding box of the pin cluster of a bus can be represented by a rectangle in REP, while the four projection rectangles correspond to the escapes in four directions. In [6], Kong *et al.* compared their bus projection-based escape routing solution with the net-based escape routing solution and observed that the bus projection-based solution usually resulted in shorter wire length and occupied smaller routing space. Moreover, the wire length of the nets within a bus are usually required to be approximately identical [13], due to the timing issue. The bus projection-based routing style produces much more balanced wire length, making length-matching routing an easier problem [13].

When the escape routes of two buses conflict, they have to be routed on different layers. Fig. 4 demonstrates two types




Fig. 1. Illustration of REP. (a) Input rectangles. (b) Escape solution with maximum density equal to 2. (c) Escape solution with maximum density equal to 3.




Fig. 2. Projection rectangle is obtained by projecting the bounding box of the pin cluster of the bus to one of the boundaries of the component.




Fig. 3. Four projection rectangles of a bus and its escape routing to the right boundary of the component.

of conflict. The fabrication cost dramatically increases when more layers are needed, so we want to use as few layers as possible to accommodate all the buses. According to our experience, the maximum density is usually a good indicator of the number of layers needed (although theoretically it is only a lower bound of the necessary number of layers). Therefore, in our REP, we try to minimize the maximum density. Note that a whole PCB board contains a number of components (pin grids), and by solving the REP for each component, we can obtain a bus escape planning for the whole PCB board. After that, the corresponding buses of different components




Fig. 4. Routes of two buses conflict. (a) One type of conflict. (b) Another type of conflict.

can further be connected and the actually layer assignment can be performed.

Our contributions in this paper can be summarized as follows.

- 1) We prove that the REP is NP-complete.
- 2) A 4-approximation algorithm for REP is developed.
- 3) This approximation algorithm is also shown to work for more general versions of REP: weighted REP and simultaneous REP.
- 4) Our algorithm is tested on a set of industrial PCB bus escape routing cases, and results show that the optimal solution can be obtained within several seconds for each test case, which confirms the effectiveness and efficiency of our approach.

The remainder of this paper is organized as follows. The REP is defined in Section II. The NP-completeness of the REP is proved in Section III, and our approximation algorithm for the REP is presented in Section IV. Experimental results are reported in Section VI before concluding in the last section.

II. PROBLEM DEFINITION

An REP instance \mathcal{R} contains a rectangular region R and a set S of n rectangles $\{r_1, r_2, \dots, r_n\}$. Given a candidate escape solution for the instance \mathcal{R} , let d_{\max} denote the resultant maximum density over the rectangular region R , which is defined as follows.

Definition 1: Maximum density d_{\max} : In the rectangular region R , the density at a point is the number of projection rectangles containing this point, and the point with the largest density defines the maximum density d_{\max} over R .

We can now define the REP as follows.

Rectangle Escape Problem (REP)

Instance: A rectangular region R and a set S of n rectangles $\{r_1, r_2, \dots, r_n\}$ residing within R .

Question: Each rectangle $r_i \in S$ chooses a direction to escape such that d_{\max} is minimized.

III. PROOF OF NP-COMPLETENESS

In this section, we show that REP is NP-complete. In order to facilitate the proof of NP-completeness, the decision version of REP is described as follows.

Decision Version of REP

Instance: An integer k , a rectangular region R , and a set S of n rectangles $\{r_1, r_2, \dots, r_n\}$ residing within R .




Fig. 7. REP instance containing ten rectangles. The density d_{\max} of its optimal solution is 2.




Fig. 8. 4-approximation solution of the REP instance in Fig. 7.

LP solver to solve the relaxed ILP of this REP instance. Note that the set of optimal solutions of this relaxed ILP includes a fractional solution, where $x_{il} = x_{ir} = x_{it} = x_{ib} = 0.25$, $\forall i = 1, 2, \dots, 8$, $r_{it} = 1$, $\forall i = 9, 10$. This corresponds to an escape solution, where r_i escapes a “quarter” to each of the four directions, $\forall i = 1, 2, \dots, 8$, r_9 and r_{10} escape to the top. It is possible that the LP solver returns the above-mentioned fractional solution. LpApx then decides an escape direction for each rectangle using the rounding technique. As there is no dominating escape direction for r_1, r_2, \dots, r_8 , LpApx will arbitrarily pick an escape direction for them. In the worst case, the escape directions of r_1 and r_2 (r_3 and r_4 , r_5 and r_6 , r_7 and r_8) are set to be right (left, bottom, top), which makes the density at the center as 8 (four times of that of the optimal solution), as illustrated in Fig. 8. This example shows the tightness of the approximation ratio of our Algorithm 1.

D. Iterative Refinement

In this section, we present a greedy iterative refinement procedure as a postprocessing step to further improve the results obtained by the approximation Algorithm 1.

Algorithm 2 GreedyRefine (REP instance \mathcal{R})

```

terminate ← false;
while ! terminate do
    for each rectangle  $r_i \in S$  do
        Try all  $r_i$ 's escape directions;
        Pick the best one;
        if there is no improvement in this iteration then
            terminate ← true;
return

```




Fig. 9. Rectangle r_5 is set to escape to the top boundary since the least area is occupied in this way.

This greedy refinement procedure is performed iteratively. In each iteration, we try to re-escape all the rectangles one by one. When the re-escape for rectangle r_i is attempted, the escape directions of all the other rectangles are fixed. We try all the choices of escape directions for r_i and select the best one to be its new escape direction. The selection is done according to two criteria:

- 1) we pick the escape direction for r_i that results in smallest d_{\max} ;
- 2) if two or more escape directions for r_i result in the same d_{\max} , the area occupied by the rectangle after escaping is used to break the tie. We pick the direction that results in less-occupied area after escaping, potentially leaving more room for other rectangles, which is probably beneficial for the refinement of other rectangles.

Fig. 9 shows an example with five rectangles. Suppose we are re-escaping rectangle r_5 , with the escape directions of the other rectangles fixed. It is easy to see that d_{\max} will be 2 no matter how r_5 escapes, but we decide to let it escape to the top boundary since the resultant rectangular region r_{5t} occupies the least area.

The pseudocode of the proposed iterative refinement procedure, GreedyRefine, is listed in Algorithm 2.

E. Summary of the Algorithm

Our algorithm can be summarized as follows. Given a (weighted) REP instance \mathcal{R} , we first formulate it into an ILP, then apply LP relaxation and rounding technique to obtain an approximation solution, after which a greedy iterative refinement procedure is performed to improve the solution. The pseudocode of our algorithm flow, named RepApx, is listed in Algorithm 3.




Fig. 10. Bus escape routes in different directions may occupy different numbers of layers.




Fig. 11. Simultaneous REP.




Fig. 12. Bus escape solution generated by Algorithm 3 for test case Ex2 with 20 rectangles ($d_{\max} = 2$).

This imposes a set of constraints on the escape directions of rectangles in the two components.

- 1) If rectangle r_i in the left component escapes to the right, the corresponding rectangle r'_i in the right component is preferred to escape to the left.
- 2) If rectangle r_i in the left component escapes to the left, the corresponding rectangle r'_i in the right component is preferred to escape to the right.
- 3) If rectangle r_i in the left component escapes to the top, the corresponding rectangle r'_i in the right component is preferred to escape to the top.
- 4) If rectangle r_i in the left component escapes to the bottom, the corresponding rectangle r'_i in the right component is preferred to escape to the bottom.

This is what we observed from industrial manual solutions of PCB bus escape routing, and satisfying these constraints usually make things easier and more smooth for the length-matching problem and the layer assignment problem in a later phase. Therefore, in simultaneous REP, we need to minimize the maximum density d_{\max} over the two components, while satisfying the above constraints.

We show in the following that our LP relaxation and rounding technique can be easily extended and adapted to handle simultaneous REP.

Let $\{x_{il}, x_{ir}, x_{it}, x_{ib}\}$ be the direction variables of rectangle r_i in the left component, and let $\{x'_{il}, x'_{ir}, x'_{it}, x'_{ib}\}$ be the direction variables of the corresponding rectangle r'_i in the right component, $\forall i = 1, 2, \dots, n$. Simultaneous REP can be formulated into the following ILP:

$$\begin{aligned} & \text{Minimize } d_{\max} \\ & \text{Subject to} \\ & x_{il} + x_{ir} + x_{it} + x_{ib} = 1, \quad \forall i = 1, 2, \dots, n \\ & x'_{il} + x'_{ir} + x'_{it} + x'_{ib} = 1, \quad \forall i = 1, 2, \dots, n \\ & \sum_{i,* : r_{i*} \text{ occupies } p} x_{i*} \leq d_{\max}, \quad \forall p \in P \\ & \sum_{i,* : r'_{i*} \text{ occupies } p'} x'_{i*} \leq d_{\max}, \quad \forall p' \in P' \\ & x_{il} = x'_{ir}, \quad \forall i = 1, 2, \dots, n \\ & x_{ir} = x'_{il}, \quad \forall i = 1, 2, \dots, n \\ & x_{it} = x'_{it}, \quad \forall i = 1, 2, \dots, n \\ & x_{ib} = x'_{ib}, \quad \forall i = 1, 2, \dots, n \\ & x_{il}, x_{ir}, x_{it}, x_{ib} \in \{0, 1\}, \quad \forall i = 1, 2, \dots, n \\ & x'_{il}, x'_{ir}, x'_{it}, x'_{ib} \in \{0, 1\}, \quad \forall i = 1, 2, \dots, n. \end{aligned}$$

Similarly, we can relax the above ILP into LP and use an LP solver to solve it. We can then apply the same rounding technique to obtain an approximation solution. It is easy to figure out that the approximation ratio still holds. Therefore, we have the following theorem, the detailed proof of which is omitted.

Theorem 4: Given a simultaneous REP instance \mathcal{R} , where each rectangle has α candidate choices of escape directions, LpApx is an α -approximation algorithm for \mathcal{R} .

VI. EXPERIMENTAL RESULTS

We implemented our approximation algorithm RepApx in C++, with *Gurobi Optimizer* [1] employed as our LP solver. To validate our proposed approach, we perform two sets of experiments on industrial PCB bus escape routing problems. The experiments are performed on a Linux workstation with two 3.0 GHz Intel Xeon CPUs and 4 GB memory.

In the first set of experiments, we compare the performance of RepApx with the ILP approach as well as a greedy approach on a set of unweighted REP test cases. In the ILP approach, the ILP is directly solved by the ILP solver (Gurobi Optimizer) without using LP relaxation. In the greedy approach, we directly apply the GreedyRefine procedure from the beginning.

In the second set of experiments, we test our approximation Algorithm 3 on a set of weighted REP test cases. For a bus, the weight associated with each escape direction is set to be the number of layers this bus occupies if it escapes to that direction. The results are shown in Table II. Similar with that in Table I, the columns “LP,” “APX,” and “REP” show the d_{\max} obtained after solving the LP, after rounding and after iterative refinement, respectively. The column “OPT” shows the optimal d_{\max} computed by ILP. We can see that Algorithm 3 solves each of the weighted REP test cases optimally within several seconds.


In each of the test cases, all the buses are allowed to escape in all the four directions. Although our algorithm RepApx is a 4-approximation algorithm, the experimental results show that the performance of Algorithm 3 is remarkably promising in practice, in the sense that each of the test cases (both the unweighted and weighted) can be optimally solved within several seconds.

VII. CONCLUSION

In this paper, we introduced and studied the REP, which originates in PCB bus escape routing. We proved that REP is NP-complete, and proposed a 4-approximation algorithm by using LP relaxation and rounding technique. This algorithm is also shown to work for weighed REP and simultaneous REP. Our algorithm was implemented and tested on a set of industrial PCB bus escape routing cases, and the results showed that an optimal solution can be obtained within several seconds for each test case, which confirms the efficiency and effectiveness of our proposed algorithm.


REFERENCES

- [1] Gurobi. (2012, Feb. 25). *Gurobi Optimizer* [Online]. Available: <http://www.gurobi.com>
- [2] M. R. Garey and D. S. Johnson, *Computers and Intractability: A Guide to the Theory of NP-Completeness*. New York: Freeman, 1990.
- [3] H. Harrer, H. Pross, T.-M. Winkel, W. D. Becker, H. I. Stoller, M. Yamamoto, S. Abe, B. J. Chamberlin, and G. A. Katopis, “First- and second-level packaging for the IBM eServer z900,” *IBM J. Res. Develop.*, vol. 46, nos. 4–5, pp. 397–420, Jul.–Sep. 2002.
- [4] H. Kong, Q. Ma, T. Yan, and M. D. F. Wong, “An optimal algorithm for finding disjoint rectangles and its application to PCB routing,” in *Proc. 47th Annu. DAC*, 2010, pp. 212–217.
- [5] H. Kong, T. Yan, and M. D. F. Wong, “Automatic bus planner for dense PCBs,” in *Proc. 46th Annu. DAC*, 2009, pp. 326–331.
- [6] H. Kong, T. Yan, and M. D. F. Wong, “Optimal simultaneous pin assignment and escape routing algorithm for rectangle escape problem with application to PCB routing,” in *Proc. 15th ASPDAC*, 2010, pp. 275–280.
- [7] H. Kong, T. Yan, M. D. F. Wong, and M. M. Ozdal, “Optimal bus sequencing for escape routing in dense PCBs,” in *Proc. IEEE/ACM ICCAD*, Nov. 2007, pp. 390–395.
- [8] D. T. Lee, “Maximum clique problem of rectangle graphs,” in *Advances in Computing Research*, vol. 1, F. P. Preparata, Ed. JAI Press, 1983, pp. 91–107.
- [9] Q. Ma, H. Kong, M. D. F. Wong, and E. F. Y. Young, “A provably good approximation algorithm for rectangle escape problem with application to PCB routing,” in *Proc. 16th ASPDAC*, 2011, pp. 843–848.
- [10] M. M. Ozdal, “Routing algorithms for high-performance VLSI packaging.” Ph.D. dissertation, Dept. Comput. Sci., Univ. Illinois Urbana-Champaign, Urbana, 2005.
- [11] M. M. Ozdal, M. D. F. Wong, and P. S. Honsinger, “An escape routing framework for dense boards with high-speed design constraints,” in *Proc. IEEE/ACM ICCAD*, Nov. 2005, pp. 759–766.
- [12] T.-M. Winkel, W. D. Becker, H. Harrer, H. Pross, D. Kaller, B. Garben, B. J. Chamberlin, and S. A. Kuppinger, “First- and second-level packaging for the z990 processor cage,” *IBM J. Res. Develop.*, vol. 48, no. 4, pp. 379–394, 2004.
- [13] T. Yan and M. D. F. Wong, “BSG-Route: A length-constrained routing scheme for general planar topology,” *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 28, no. 11, pp. 1679–1690, Nov. 2009.



Qiang Ma received the B.E. degree in electrical engineering from Zhejiang University, Hangzhou, China, in 2006, the M.Phil. degree in computer science from the Chinese University of Hong Kong, Shatin, Hong Kong, in 2008, and the Ph.D. degree in electrical and computer engineering from the University of Illinois at Urbana-Champaign, Urbana, in 2012.

He is currently a Senior Research and Development Engineer with Synopsys, Inc., Mountain View, CA. His current research interests include physical design of chips, packages, and printed circuit boards.



Martin D. F. Wong (F’06) received the B.S. degree from the University of Toronto, Toronto, ON, Canada, and the M.S. degree from the University of Illinois at Urbana-Champaign (UIUC), Urbana, both in mathematics, and the Ph.D. degree in computer science from UIUC in January 1987.

From 1987 to 2002, he was a Faculty Member with the Department of Computer Science, University of Texas at Austin, Austin. Since 2002, he has been with UIUC, where he is currently a Professor of electrical and computer engineering with the Department of Electrical and Computer Engineering. He has published approximately 400 technical papers and graduated 41 Ph.D. students in the area of electronic design automation (EDA).

Dr. Wong has won several Best Paper Awards for his works in EDA. He was a Technical Program Committee Member of leading EDA conferences. He was also an Editorial Board Member of the *IEEE TRANSACTIONS ON COMPUTERS*, the *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN*, and the *ACM Transactions on Design Automation of Electronic Systems*. He was an IEEE Distinguished Lecturer from 2005 to 2006.