



臺灣大學

IC Design Lab1 VCS

Advisor : Tzi-Dar Chiueh

TA : Ti-Yu Chen

Feb 23, 2024

Derived from slides by Lu-Kuo Chang

NTU MicroSystem Research Lab.



臺灣大學

Outline

- Connect to workstations
 - MobaXterm
- Lab1 VCS
 - ALU
- Reminder



臺灣大學

Connect to Workstations

MobaXterm




臺灣大學

MobaXterm

- Download the install program of MobaXterm

Download: <http://mobaxterm.mobatek.net>


- Workstation list: http://cad.ee.ntu.edu.tw/ws_list.htm





臺灣大學

Log-In(1/2)



Host list: http://cad.ee.ntu.edu.tw/htdocs_new/ws_list.htm

Source list: http://cad.ee.ntu.edu.tw/htdocs_new/software.htm




臺灣大學

Log-In(2/2)

- User Name

- Ex: r98943032 -> r98032
- b97901020 -> b97020
- Ex: b96502040 -> b6502040

- Password



- or enter “ ssh b10XXX@140.112.20.XX ” to connect



臺灣大學



MAC Users

- Connect with Xquartz terminal
- Execute the following command to connect (either one should work)
 - `ssh b10XXX@140.112.20.XX -X`
 - `ssh b10XXX@140.112.20.XX -Y`



臺灣大學

Download and upload files





臺灣大學

Simple Linux command

- Source the setting file
 - source
- Change your password
 - passwd
- Document management
 - cd [directory name/..]
 - ls [-a/-l]
 - mkdir [directory name]
 - cp [options] [source] [destination]
 - rm [-fir] [file/directory]
 - mv [-fiu] [source] [destination]
- View Ref[1] for more detail!



臺灣大學

Lab1 VCS

ALU



臺灣大學

Objectives


- In this lab, you will learn
 - How to verify your Verilog HDL
 - How to run the VCS simulator with test-bench
- Copy files from course web
 - Lab1/
- Check if you have these files
 - Lab1_alu.v
 - Lab1_alu_tb.v



臺灣大學

Case : An 8-bit ALU

- Posedge clk_p_i, negedge reset_n_i



inst_i [2:0]	Operation	Notes
000	Unsigned Addition	$data_o = data_a_i + data_b_i$
001	Unsigned Subtraction	$data_o = data_b_i - data_a_i$
010	Unsigned Multiplication	$data_o = data_a_i * data_b_i$
011	NOT	$data_o = \sim data_a_i$
100	XOR	$data_o = data_a_i \oplus data_b_i$
101	Absolute Value	$data_o = data_a_i $
110	Subtraction & Divide by 2	$data_o = (data_b_i - data_a_i) >> 1$
111	Unused	Unused



臺灣大學

Check Verilog Code via VCS

- Source the cshrc file
 - source /usr/cad/synopsys/CIC/vcs.cshrc
- Check Verilog Code via VCS
 - vcs Lab1_alu.v
 - VCS will report your RTL code
 - Ensure that no errors here
- Run simulation with a test bench via VCS
 - vcs Lab1_alu_tb.v Lab1_alu.v -full64 -R -debug_access+all +v2k
 - Check the simulation result



臺灣大學

nWave: Source file and execute

- Source
 - source /usr/spring_soft/CIC/verdi.cshrc
- Execute nWave
 - nWave &




Copyright (c) 2006 Novas Software, Inc.
www.novas.com

This computer program is protected by copyright law and international treaties. Unauthorized reproduction or distribution of this program, or any portion of it, may result in severe civil and criminal penalties, and will be prosecuted to the maximum extent possible under the law.



臺灣大學

Select output file




You can use filter here to get your signal file.



臺灣大學

Select desired signals





臺灣大學

Check your output waveform



inst_i [2:0]	Operation	Notes
000	Unsigned Addition	$data_o = data_a_i + data_b_i$
001	Unsigned Subtraction	$data_o = data_b_i - data_a_i$
010	Unsigned Multiplication	$data_o = data_a_i * data_b_i$
011	NOT	$data_o = \sim data_a_i$
100	XOR	$data_o = data_a_i \oplus data_b_i$
101	Absolute Value	$data_o = data_a_i $
110	Subtraction & Divide by 2	$data_o = (data_b_i - data_a_i) \gg 1$
111	Unused	Unused



臺灣大學

Practice

- Follow the steps to check the Lab1_alu.v yourself
- Use the nWave to see the output result



臺灣大學

Reminder

- Be patient and careful about each step!
- References
 - [1] “鳥哥的Linux 私房菜” <http://linux.vbird.org/>
- If you have any questions, please contact...
 - tp62u4m3@gmail.com
 - Specify [ICDLab] before your title