

Lab2: Testbench

Advisor: Tzi-Dar Chiueh


TA: Ti-Yu Chen

Mar 1, 2024



design.v (with 1 error)

```
module IClab(clk,rst,in1,in2,sel,out);
input clk, rst, sel, in1, in2;
output out;
reg out r;
reg out w;
assign out=out r;
always@(*) begin
  if(sel)
    out w=in1 & in2;
  else
    out w=in1 ^ in2;
end
always@(posedge clk) begin
  if(~rst)
    out r <= 1'b0;
  else
    out r<=out w;
end
endmodule
```






design_tb.v

```
`timescale 1ns/10ps
                                        #10 sel=1'b0;in1=1'b0;in2=1'b0;
                                        #10 sel=1'b1;
module tb();
                                        #10 $finish;
reg clk, rst, in1, in2, sel;
wire out;
                                      end
initial begin
  $fsdbDumpfile ("iclab.fsdb");
                                      always begin
  $fsdbDumpvars (0, "+mda");
                                        #5 clk=~clk;
  clk=1'b0;
                                      end
  rst=1'b1:
  in1=1'b0;
                                      IClab I1(clk, rst, sel, in1, in2, out);
  in2=1'b0;
                                      endmodule.
  sel=1'b0;
  #1 rst=1'b0;
  #5 rst=1'b1;
                                           $dumpfile("iclab.vcd");
  #4 in1=1'b1; in2=1'b0;
                                           $dumpvars;
  #10 sel=1'b1;
                                           //$fsdbDumpfile("iclab.fsdb");
  #10 sel=1'b0; in1=1'b0; in2=1'b1;
                                           //$fsdbDumpvars;
  #10 sel=1'b1;
  #10 sel=1'b0; in1=1'b1; in2=1'b0;
  #10 sel=1'b1;
```



Compilation

Put design.v and design_tb.v in the same folder.



```
[r11013@cad27 ~/ICD_lab]$ cd Lab2
[r11013@cad27 Lab2]$ ls
design_tb.v design.v
[r11013@cad27 Lab2]$ ■
```




Compilation

 vcs design_tb.v design.v -full64 -R debug_access+all +v2k

```
Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
           Inclusivity and Diversity" (Refer to article 000036315 at
                       https://solvnetplus.synopsys.com)
Parsing design file 'design tb.v'
Parsing design file 'design.v'
Top Level Modules:
      tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb
rm -f cuarc*.so csrc*.so pre vcsobj *.so share vcsobj *.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
                    -rdynamic -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-n
/vcs/2022.06/linux64/lib -Wl,-rpath-link=./ /usr/lib64/libnuma.so.1 objs/amcQw d.o
 rmar_llvm_0_1.o rmar_llvm_0_0.o -lvirsim -lerrorinf -lsnpsmalloc -lvfs
/vcs tls.o -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive
                                                                         vcs pli stub .o
r/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .509 seconds to compile + .571 seconds to elab + .429 seconds to link
```




• Open nWave. Click the folder icon to open files.






Choose iclab.fsdb. Add, OK.





Display every signal.





Select every signal. Click ok.

