



#### Lab4: Automatic Place & Route

Adviser: Prof. Tzi-Dar Chiueh

TA: Ti-Yu Chen

Mar 15 2024





#### **Outline**

- Prepare Data
- Automatic Place & Route Innovus
- Stream Out Data



#### Design Setup

- Library Data
  - Technology File
  - Reference Libraries
- Design Data
  - Gate-level Netlist (.v) with pad definitions
  - Timing Constraints (.sdc)
  - IO constraints (.ioc)



### Design Setup (cont.)

- Put .v, .sdc, and .ioc into folder "design"
- Simulation lib in folder "Verilog"
  - Core and io pad lib

t			
celtic		2022-01-11	r11013
design		2022-01-11	r11013
FireIce		2022-03-09	r11013
ef lef		2022-01-11	r11013
ef2gds		2022-01-11	r11013
ib		2022-01-11	r11013
Phantom		2022-01-11	r11013
Verilog		2022-01-11	r11013
00_readme.txt	1	2020-02-18	r11013
pl addbonding_v3.8C.pl	39	2020-02-18	r11013
pl addbonding_v3.8D.pl	39	2020-02-18	r11013
addIoFiller.cmd	1	2020-02-18	r11013
pl bondingdraw_v2b4.pl	18	2020-02-18	r11013
CHIP.ioc.example	2	2021-03-16	r11013
io_C.list	6	2020-02-18	r11013
io_D.list	5	2020-02-18	r11013
mmmc.view	2	2020-02-18	r11013
savegds.cmd.example	1	2020-02-18	r11013
savesdf.cmd.example	1	2020-02-18	r11013
streamOut.map	1	2020-02-18	r11013
u 18_Faraday.CapTbl	347	2020-02-18	r11013



#### Pad definitions



- Instantiate your design in module "CHIP"
- XMD is input pad and YA2GSD is output pad
- Using "TIE" module to assign 0/1


```
module CHIP ( clk_p_i, reset_n_i, data_a_i, data_b_i, inst_i, data_o );
  input [7:0] data_a_i;
  input [7:0] data_b_i;
 input [2:0] inst_i;
  output [15:0] data_o;
  input clk_p_i, reset_n_i;
  wire [7:0] i_data_a_i;
  wire [7:0] i_data_b_i;
  wire [2:0] i_inst_i;
  wire [15:0] i_data_o;
  wire i_clk_p_i, i_reset_n_i;
  wire n_logic0, n_logic1;
  alu alu_in( .clk_p_i(i_clk_p_i), .reset_n_i(i_reset_n_i), .data_a_i(i_data_a_i), .data_b_i(i_data_b_i), .inst_i(i_inst_i), .data_o(i_data_o) );
  TIE0 ipad_n_logic0(.0(n_logic0));
  TIE1 ipad_n_logic1(.0(n_logic1));
 XMD ipad_clk_p_i (.0(i_clk_p_i), .I(clk_p_i), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
 XMD ipad_reset_n_i (.0(i_reset_n_i), .I(reset_n_i), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
 XMD ipad_inst_i_0 (.0(i_inst_i[0]), .I(inst_i[0]), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
 XMD ipad_inst_i_1 (.0(i_inst_i[1]), .I(inst_i[1]), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
 XMD ipad_inst_i_2 (.0(i_inst_i[2]), .I(inst_i[2]), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
 XMD ipad_data_a_i_0 (.0(i_data_a_i[0]), .I(data_a_i[0]), .PU(n_logic0), .PD(n_logic0), .SMT(n_logic0));
YA2GSD ipad_data_o=0 \quad (.0(data_o[0]), \quad .I(i_data_o[0]), \quad .E(n_logic1), \quad .E2(n_logic0), \quad .E4(n_logic0), \quad .E8(n_logic0), \quad .SR(n_logic0));
```

YA2GSD ipad\_data\_o\_1 (.0(data\_o[1]), .I(i\_data\_o[1]), .E(n\_logic1), .E2(n\_logic0), .E4(n\_logic0), .E8(n\_logic0), .SR(n\_logic0));
YA2GSD ipad\_data\_o\_2 (.0(data\_o[2]), .I(i\_data\_o[2]), .E(n\_logic1), .E2(n\_logic0), .E4(n\_logic0), .E8(n\_logic0), .SR(n\_logic0));




#### Start Innovus

- source innovus.cshrc
- File → Import Design...





#### Import Design




CORNER3



#### IOC file and chip view








### IOC file and chip view (cont.)






Orient: R	90		
Pad: CORN	ER0	NW	CORNERD
Pad: ipad	_clk_p_i	N	
Pad: ipad	_reset_n_i	N	
Pad: ipad	_inst_i_0	N	
Pad: ipad	_inst_i_1	N	
Pad: ipad	_inst_i_2	N	
Pad: ipad	_CoreVDD1	N	VCCKD
Pad: ipad	_CoreVSS1	N	GNDKD
Pad: ipad	_data_a_i_0	N	
Pad: ipad	_data_a_i_1	N	
Pad: ipad	_data_a_i_2	N	
Pad: ipad	_data_a_i_3	N	
Pad: ipad	_data_a_i_4	N	
	•		



Orient: R180					
Pad:	CORNER2	SW	CORNERD		
Pad:	ipad_data_o_0	S			
Pad:	ipad_data_o_1	S			
Pad:	ipad_data_o_2	S			
Pad:	ipad_data_o_3	S			
Pad:	ipad_CoreVSS2	S	GNDKD		
Pad:	ipad_CoreVDD2	S	VCCKD		
Pad:	ipad_data_o_4	S			
Pad:	ipad_data_o_5	S			
Pad:	ipad_data_o_6	S			
Pad:	ipad_data_o_7	S			



## IOC file and chip view (cont.)





#### Global Net Connect

Connect Global Nets...

Multiple Supply Voltage

Power Planning


Power Analysis

Rail Analysis

Package

Report


- Power → Connect Global Nets
  - Connect cells' power/ground pin to VCC/GND







### Specify Floorplan

- Floorplan → Specify Floorplan
  - Core ult. should be smaller than default value
  - Be careful with space between pads










### Specify Floorplan (cont.)








#### Create Power-ring



Power → Power Planning → Add Rings











### Create Power-ring (cont.)







#### Connect power pad

Route → Special Route











### Create Power-stripe



Power → Power Planning → Add Stripes







### **Connect Powerpin**

Route Timing Verify PVS


Generate Routing Guide...
Early Global Route...

Special Route...

NanoRoute

Metal Fill
Via Fill

Route → Special Route




=
Basic Advanced Via Generation
Net(s): GND VCC
SRoute
☐ Block Pins ☐ Pad Rings ☐ Floating Stripes ☐ Pad Pins ☑ Follow Pins ☐ Secondary Power Pins
Basic Advanced Via Generation
Specify Layer Ranges
Crossover Connection:
Top Stack Via Layer: metal6(6) ▶ Bottom Stack Via Layer: metal1(1) ▶
Target Connection:
Top Stack Via Layer: metal6(6) ▶ Bottom Stack Via Layer: metal1(1) ▶
☐ Check Standard Cell Geometry
☐ Split vias longer than 0 into smaller vias
with center-to-center step of 0 and height -1
and bottom/left edge offset of -1
~Make Via Connections To:
☐ Pad Ring/Pin ☑ Stripe ☐ Block Pin ☐ Core Wire ☐ IO Wire ☐ Fad Ring/Pin ☑ Stripe ☐ Block Pin ☐ Core Wire ☐ IO Wire
☑ Core Ring ☐ Block Ring ☐ Block Wire ☐ Follow Pin ☐ No Shape



#### Add IO Filler


innovus> source addIoFiller.cmd

innovus 1> source addIoFiller.cmd Added 13 of filler cell 'EMPTY16D' on top side. Added 0 of filler cell 'EMPTY16D' on left side. Added 22 of filler cell 'EMPTY16D' on bottom side. Added 22 of filler cell 'EMPTY16D' on right side. Added 13 of filler cell 'EMPTY8D' on top side. on left side. Added 14 of filler cell 'EMPTY8D' Added 11 of filler cell 'EMPTY8D' on bottom side. Added 11 of filler cell 'EMPTY8D' on right side. Added 0 of filler cell 'EMPTY4D' on top side. Added 14 of filler cell 'EMPTY4D' on left side. Added 11 of filler cell 'EMPTY4D' on bottom side. Added 11 of filler cell 'EMPTY4D' on right side. Added 0 of filler cell 'EMPTY2D' on top side. Added 14 of filler cell 'EMPTY2D' on left side. Added 11 of filler cell 'EMPTY2D' on bottom side. Added 0 of filler cell 'EMPTY2D' on right side. on top side. Added 13 of filler cell 'EMPTY1D' Added 14 of filler cell 'EMPTY1D' on left side. Added 22 of filler cell 'EMPTY1D' on bottom side. Added 22 of filler cell 'EMPTY1D' on right side.







### Check Violation by far



Verify DRC (ignore xx between pad)








### Check Violation by far (cont.)



Verify Connectivity





Message shows in terminal.

Save your design by now.






```
*** Checking Net VCC
*** Checking Net GND
Begin Summary
  Found no problems or warnings.
End Summary
```


Check specified nets



#### Pre-CTS placement

Place → Place Standard Cells









#### **Check Timing**

- Timing → Report Timing
- ECO → Optimize Design
  - If WNS is negative or design has violation, try this step









### Check Timing (cont.)

- ECO → Optimize Design
  - If WNS is negative or design has violation, try this step







### Clock tree synthesis

innovus> create\_ccopt\_clock\_tree\_spec -file ccopt.spec

```
innovus 2> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing contigs): tunc_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Wrote: ccopt_spec
```

innovus> source ./ccopt.spec

```
innovus 3> source ./ccopt.spec
Extracting original clock gating for clk_p_i...
   clock_tree clk_p_i contains 35 sinks and 0 clock gates.
   Extraction for clk_p_i complete.
Extracting original clock gating for clk_p_i done.
Checking clock tree convergence...
Checking clock tree convergence done.
```

innouvs> ccopt\_design -cts




#### Clock tree synthesis (cont.)



Clock → CCOpt Clock Tree Debugger

Route Timing Verify CCOpt Clock Tree Debugger...

- Skew
- Min delay
- Max delay






### Clock tree synthesis (cont.)

- Do the timing analysis again.
- Timing → Report Timing
  - Design stage is Post-CTS

Basic Advanced			
Use Existing Extracti	ion and Timing Data		
Design Stage	,		
O Pre-Place O Pre-	CTS Post-CTS Post-Route Sign-Off		
Analysis Type			
● Setup			
☐ Include SI			
Reporting Option	s		
Number of Paths:	50		
Report file(s) Prefix:	CHIP_postCTS		
Output Directory:	timingReports		






### Clock tree synthesis (cont.)

- ECO → Optimize Design
  - If WNS is negative or design has violation, try this step



• Save your design by now.







#### Route



Route → NanoRoute → Route




If innovus crashed, then cancel out Timing Driven.






#### Physical mode





#### Route (cont.)

- Since the restriction of Innovus, we need to set Mode before we do the timing analysis.
  - Innovus > setAnalysisMode -analysisType onChipVariation
- Timing → Report Timing (Check setup and hold)




timeDesign S	ummary				
Hold views included: av_func_mode_min av_scan_mode_min					
++	+	+		+	
Hold mode	all	reg2reg	default	1	
++	+	+		+	
WNS (ns):	0.225	0.225	1.701	1	
TNS (ns):	0.000	0.000	0.000	1	
Violating Paths:	0	0	0	T	
All Paths:	35	19	16	T	
++	+	+		+	




#### Route (cont.)

- ECO → Optimize Design
  - If WNS or max\_fanout is negative, try this step



Save your design by now.








#### Add Core Filler



- Place → Physical Cells → Add Filler
- 有C的先載入










### Add Core Filler (cont.)



Filter 4336		57	SERVE SERVE		ERENO.
CER 4222   FILER 4305   FILER 4305   FILER 4306   FILER 4307   FILER 4200   FILER 4301   FILER	FILLER 4336	FILLER 4337	FILLER 433	8 FILLER	4339
Dec   102   112	LER 4302 303	FILLER 4305	FI_LER_4306	FILLER 4	307
Dec   102   112	RLLER 4250	FILLER 4, 60	FILLE 4261	FILLER 4262	manage.
Dec   102   112	LER 4223		FILLER 4229	FILLER_4230	FILLER
Dec   102   112	3 4181	gior di Lesses di Sel 1997 des	[1/2] FILLER 4191	FILLER 4	192
Dec   102   112	ILLER 4138	FILL R 4139	FILLER 41 40	FILLER 4141	
		113R 410 01 110	2 [12] FILLER 41	04 FILLER	41 05
		0000 000 01 24 10 100 001 0 200 0	FiLE 4068	FILLER 4069	FILLER
	#5788	STOP SOUTH TO BE STORY	LLER 4016	FILLER 4017	Section of
	GILUSTA 3950	80 000 PB 49 X R 17 F 18 19 10 10 10 10 10 10 10 10 10 10 10 10 10	1121 FILLER 30	960 FILLE	R 3961
	1.38 5/07 ng	COMMUNICATION OF THE PARTY OF T	FILLER 3923	FILLER 39.	<u>∠</u> 4
		5/84	II LER 1864	FILLER 3865	FILLER
		FILL R 3805	FILLER 3807	FILLER 38	- 80
	763 . /U32	8 JUN 7 772	FILL R 3775	FILLER 3776	ALL
	ME and may only a second	722 5/Ua 72	FILL R 3726	FILLER_3727	FILE
	ALEKS STATES	71 A 21 FILE 3	'S FILLER	3676 FILL	ER 3677
		LIR 3619 37US	CIR SOZU FILLER	622 FILL	ER 3623
	CHARLES NO SEC. 18	1 1/120 HE 350	5 FILLER	3571 FILI	LER 3572
	TO PERSONAL PROPERTY OF THE PERSONAL PROPERTY	11 1/6 2: m mm / /U13	FILLER_35(17	FILLER_3508	FILLER
	100 22 VUE 7	U22F	LER 345:	FILLER 3453	FINERES
	A 188 A W. Least of S. L. and Bell	FIL E7 340	FILLE 7 3402	FILLER 3403	88888888F
	A CONTRACTOR OF THE PARTY OF TH	U25 Fil. ER	356 FILLE	3357 FI	LLER_3358
	100// a) to 100// Sid \$1500/(d	204 U23 FILI	ER 3296 F	LLER 3297	FILLER 32
Hiller 3194   Hiller 3195	75 C.1 15 00 000 00 000 00 00 12 11 15	2244	FILLER 32:45	FILLER 3246	1919
FILLER 3030   D81   W11   FILLER 3035   FILLER 3036	THE REAL PROPERTY.	0 029FILLER 319	FILLER 31	94 FILLEF	₹ 3195
FILLER 3040   081   111   FILLER 3085   FILLER 3086   FILLER 3043   FILLER 3043   FILLER 3045   FI	32 FILLER 3135	FILLIR 31	6 FILLER 3	137 FILLE	R 3138
FILLER 3043   FILLER 3044   FILLER 3045   FILLER 3046	FILLER 3080	0 011	. [11] FILLER 3085	FILLER 30	36
HILER 2995   FILLER 2994   HILER 3000   HILLER 3001   HILLER 3001   HILLER 2915   HILLER 2915   HILLER 2915   HILLER 2916   HILLER 2916   HILLER 2917   HILLER 2918   HI	FIELER 3043	FILLER 3044	FILLER 3045	FILLER 3046	i i i i i i i i i i i i i i i i i i i
467   467   590   465   594   799   BLER 2957   FILER 2958     0	ILLER 2995	FILLER 2996	SE SESSION A LEGISLAND	R 3000 [8	HLLER 3001
O FILER 2911 FILER 2912 FILER 2913 FILER 2911 1 FILER 2844 FILER 2835 FILER 2835 FILER 2837 FILER 2	and the (6) a manual pro-	roi "930. "go	954 [9] FILL	R 2957 I	FILLER 2958
ILER 2869   FILLER 2870   FILLER 2871   FILLER 2872   FILLER 2834   FILLER 2835   FILLER 2837   FILLER 2837   FILLER 2836   FILLER 2837   FILL	O FILLER	2911  FILLE	7 291 2 FIL	LER 2913	
1 FILLER 2835 FILLER 2837 F	ILLER 2869	FILLER 2870	FILLER 2871	FILLER 2872	FILL
	FUREN 2834	IFILLER 2835	FILLER 2835	FILLER 283	(Carried State of Sta
	######################################	[S]##S;##2			




## Verify

\*\*\*\*\* START VERIFY ANTENNA \*\*\*\*\*\* Report File: CHIP.antenna.rpt EF Macro File: CHIP.antenna.lef Verification Complete: 0 Violations \*\*\*\*\* DONE VERIFY ANTENNA \*\*\*\*\*\*


- Verify → Verify Geometry
- Verify → Verify Process Antenna
- Verify → Verify Connectivity


Check specified nets \*\*\* Checking Net VCC \*\*\* Checking Net GND Begin Summary Found no problems or warnings. End Summary





Verify Power Via...






- Save your design by now.
  - DBS/corefiller



#### Write .v and .sdf

• File → Save → Netlist..., Netlist File填CHIP.v



- innovus > setAnalysisMode -analysisType bcwc
- innovus > write\_sdf -max\_view av\_func\_mode\_max -min\_view av\_func\_mode\_min -edges noedge -splitsetuphold -remashold splitrecrem -min\_period\_edges none CHIP.sdf

#### **Posim**

 vcs HW3\_alu\_tb.v CHIP.v -v fsa0m\_a\_generic\_core\_21.lib.src fsa0m\_a\_t33\_generic\_io\_21.lib.src -full64 -R -debug\_access+all +v2k +define+SDF

NTU MicroSystem Rese





### Add bonding pad

- File  $\rightarrow$  Save  $\rightarrow$  DEF ...
  - Select Save Scan, File Name should be CHIP.def
- In Unix terminal

> perl addbonding v3.8D.pl CHIP.def

```
[r11013@cad27 Lab4]$ perl addbonding_v3.8D.pl CHIP.def
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
Use of comma-less variable list is deprecated at addbonding_v3.8D.pl line 617.
==== create SOCE cmd for add bonding pad ====
  -- complete, To add bonding cell, execute commnad below in SOC Encounter terminal
     Encounter> source addbond.cmd
==== create Bonding XY file: CHIP.bondinfo ====
==== create SOCE cmd for add routing blockage on IO Pad ====
  -- complete, to add blockage, execute command below in SOC Encounter terminal:
     Encounter> source addbond.cmd
```


- In innovus terminal
  - Innovus > source addbond.cmd







# Add bonding pad (cont.)





#### Power label


- 為了在LVS驗證與posim extraction時可以找到IO power的位置,要在export GDS之間在IO power pad外加上power label,預計輸入的位置在右下角的IO power pad及IO ground pad外的bounding pad上
- 注意:label一定要打在pad上面才有效



#### Power label

- Type below commands in innovus
  - innovus > add\_text -layer metal5 -pt 1435 640 -label IOVDD -height 10
  - innovus > add\_text -layer metal5 -pt 1435 750 -label IOVSS -height 10

```
innovus 1> add_text -layer metal5 -pt 1435 640 -label IOVDD -height 10
0x7f283d59e4f0
innovus 2> add_text -layer metal5 -pt 1435 750 -label IOVSS -height 10
0x7f283d59e528
```



- Save your design by now.
  - DBS/finish




### Add dummy metal


Route Timing Verify PVS Tools Windo

Generate Routing Guide...
Early Global Route...
Special Route...
NanoRoute

Metal Fill
Setup...
Add...
Trim...
Delete...

Route → Metal Fill → Add







#### Stream out GDS

- innovus > setStreamOutMode -specifyViaName default -SEvianames false -virtualConnection false uniquifyCellNamesPrefix false -snapToMGrid false -textSize 1 version 3
- innovus > streamOut CHIP.gds -mapFile streamOut.map -merge {
   ./Phantom/fsa0m\_a\_generic\_core\_cic.gds
   ./Phantom/fsa0m\_a\_t33\_generic\_io\_cic.gds
   ./Phantom/BONDPAD.gds} -stripes 1 -units 1000 -mode ALL