


Digital Design

With an Introduction to the Verilog HDL, VHDL, and SystemVerilog

6th Edition



Chapter 08

Design at the Register Transfer Level

Table 8.1

Verilog 2001, 2005 HDL Operators.

Operator Type	Symbol	Operation Performed	Priority Group
Arithmetic	+	addition	1 (unary), 4 (binary)
	-	subtraction	1 (unary), 4 (binary)
	*	multiplication	3
	/	division	3
	**	exponentiation	2
	%	modulus	2
Bitwise or Reduction	~	negation (complement)	1
	&, ~&	AND, NAND (reduction)	1
	~, ~	OR, NOR (reduction)	1
	^, ~^	XOR, XNOR (reduction)	1
	^, ~^, ^~	XOR, XNOR (binary)	9
Logical	!	negation	1
	&&	AND (binary)	11
		OR (binary)	12
	&	AND (binary)	8
Shift		OR (binary)	10
	>>	logical right shift	5
	<<	logical left shift	5
	>>>	arithmetic right shift	5
Relational	<<<	arithmetic left shift	5
	>	greater than	6
	<	less than	6
	<=	less than or equal	6
Equality	>=	greater than or equal	6
	==	equality	7
	!=	inequality	7
	===	case equality	7
Conditional	!==	case inequality	7
	? :	ternary selection	13
Concatenation	{ } { }	joins operands	14

Table 8.2
Verilog Operator Precedence.

$+-!\sim \&\sim\& \sim ^{\sim}\sim^{\sim}$ (unary)	Highest precedence
**	
* / %	
+- (binary)	
<< >> <<<>>>	
<< = >> =	
== != === !===	
& (binary) (Bitwise, Reduction AND)	
^^~ ~^ (binary) (Bitwise, Reduction OR)	
(binary)	
&& (logical AND)	
(logical OR)	
?: (conditional operator)	
{ } { { } } (concatenation)	
	Lowest precedence

Table Operations

Operation		Result	Operation
A and B		0000	Bitwise AND
A or B		1010	Bitwise OR
not A	-- Logical negation		
$A > B$	-- Greater than	TRUE	Relational greater than
$A = B$	-- Equals	FALSE	Relational identity

Figure PE 8.8




Figure PE 8.9




Figure 8.1
A simplified flowchart for HDL-based modeling, verification, and synthesis.




Figure 8.2
Control and datapath interaction.




Figure 8.3
ASM chart state box.





Figure 8.4
ASM chart decision box.




Figure 8.5
ASM chart conditional box and examples.






Figure 8.6
ASM blocks.



(a)



(b)

Figure 8.7

State diagram equivalent to the ASM chart of Fig. 8.6.




Figure 8.8
Transition between states.




Figure PE 8.10






Figure 8.9


(a) Block diagram for design example; (b) ASM chart for controller state transitions, annotated with datapath register operations, asynchronous reset; (c) ASM chart for controller state transitions, annotated with datapath register operations, synchronous reset; (d) ASMD chart for a completely specified controller, identifying datapath operations and associated control signals, and asynchronous reset.



(a)



(b)



(c)

Table 8.3
Sequence of Operations for Design Example.

Counter				Flip-Flops		Conditions	State
A_3	A_2	A_1	A_0	E	F		
0	0	0	0	1	0	$A_2 = 0, A_3 = 0$	S_1
0	0	0	1	0	0		
0	0	1	0	0	0		
0	0	1	1	0	0		
0	1	0	0	0	0	$A_2 = 1, A_3 = 0$	
0	1	0	1	1	0		
0	1	1	0	1	0		
0	1	1	1	1	0		
1	0	0	0	1	0	$A_2 = 0, A_3 = 1$	
1	0	0	1	0	0		
1	0	1	0	0	0		
1	0	1	1	0	0		
1	1	0	0	0	0	$A_2 = 1, A_3 = 1$	S_2
1	1	0	1	1	0		
1	1	0	1	1	1		S_idle

Figure 8.10
Datapath and controller for design example.




Figure 8.11
Register transfer-level description of design example.





Table 8.4
State Table for the Controller of Fig. 8.10.

	Present State		Inputs			Next State		Outputs				
Present-State Symbol	G₁	G₀	Start	A₂	A₃	G₁	G₀	set_E	clr_E	set_F	clr_A_F	incr_A
<i>S_idle</i>	0	0	0	X	X	0	0	0	0	0	0	0
<i>S_idle</i>	0	0	1	X	X	0	1	0	0	0	1	0
<i>S_1</i>	0	1	X	0	X	0	1	0	1	0	0	1
<i>S_1</i>	0	1	X	1	0	0	1	1	0	0	0	1
<i>S_1</i>	0	1	X	1	1	1	1	1	0	0	0	1
<i>S_2</i>	1	1	X	X	X	0	0	0	0	1	0	0

Figure 8.12
Logic diagram of the control unit for Fig. 8.10.




Figure 8.13
Simulation results for *Design_Example_RTL*.




Figure 8.14
(a) Block diagram and (b) datapath of a binary multiplier.





Figure 8.15
ASMD chart for binary multiplier.




Table 8.5

Numerical Example For Binary Multiplier.

Multiplicand $B = 10111_2 = 17_H = 23_{10}$ Multiplier $Q = 10011_2 = 13_H = 19_{10}$				
	C	A	Q	P
Multiplicand in Q	0	00000	10011	101
$Q_0 = 1$; add B		<u>10111</u>		
First partial product	0	10111		100
Shift right CAQ	0	01011	11001	
$Q_0 = 1$; add B		<u>10111</u>		
Second partial product	1	00010		011
Shift right CAQ	0	10001	01100	
$Q_0 = 0$; shift right CAQ	0	01000	10110	010
$Q_0 = 0$; shift right CAQ	0	00100	01011	001
$Q_0 = 1$; add B		<u>10111</u>		
Fifth partial product	0	11011		
Shift right CAQ	0	01101	10101	000
Final product in $AQ = 0110110101_2 = 1b5_H$				

Figure 8.16
Control specifications for binary multiplier.





Table 8.6
State Assignment for Control.

State	Binary	Gray Code	One-Hot
<i>S_idle</i>	00	00	001
<i>S_add</i>	01	01	010
<i>S_shift</i>	10	11	100


Table 8.7
State Table for Control Circuit.

	Present State		Inputs			Next State		Outputs				
Present-State Symbol	G₁	G₀	Start	Q[0]	Zero	G₁	G₀	Ready	Load_regs	Decr_P	Add_regs	Shift_regs
<i>S_idle</i>	0	0	0	X	X	0	0	1	0	0	0	0
<i>S_idle</i>	0	0	1	X	X	0	1	1	1	0	0	0
<i>S_add</i>	0	1	X	0	X	1	0	0	0	1	0	0
<i>S_add</i>	0	1	X	1	X	1	0	0	0	1	1	0
<i>S_shift</i>	1	0	X	X	0	0	1	0	0	0	0	1
<i>S_shift</i>	1	0	X	X	1	0	0	0	0	0	0	1

Figure 8.17
Logic diagram derived from Table 8.7 for controlling a binary multiplier using a sequence register and decoder.



(a)



(b)

Figure 8.18
Logic diagram for one-hot state controller.




Figure 8.19

Simulation waveforms for one-hot state controller.




Figure 8.20
Example of ASM chart with four control inputs.




Figure 8.21
Control implementation with multiplexers.






Table 8.8
Multiplexer Input Conditions.

Present State		Next State		Input Condition	Inputs	
G_1	G_0	G_1	G_0	s	MUX1	MUX2
0	0	0	0	w'		
0	0	0	1	w	0	w
0	1	1	0	x		
0	1	1	1	x'	1	x'
1	0	0	0	y'		
1	0	1	0	yz'		
1	0	1	1	yz	$yz' + yz = y$	yz
1	1	0	1	$y'z$		
1	1	1	0	y		
1	1	1	1	$y'z'$	$y + y'z' = y + z'$	$y'z + y'z' = y'$


Figure 8.22
Block diagram and ASMD chart for count-of-ones circuit.



(a)



(b)



(c)

Figure 8.23
Control implementation for count-of-ones circuit.




Table 8.9
Multiplexer Input Conditions for Design Example.

Present State		Next State		Input Conditions	Multiplexer Inputs	
G₁	G₀	G₁	G₀		MUX1	MUX2
0	0	0	0	<i>Start'</i>		
0	0	0	1	<i>Start</i>	0	<i>Start</i>
0	1	0	0	<i>Zero</i>		
0	1	1	0	<i>Zero'</i>	<i>Zero'</i>	0
1	0	1	1	<i>None</i>	1	1
1	1	1	0	<i>E'</i>		
1	1	0	1	<i>E</i>	<i>E'</i>	<i>E</i>

Figure 8.24

Simulation waveforms for count-of-ones circuit.





Figure 8.24

Simulation waveforms for count-of-ones circuit.



(b)

Figure P8.10
Control state diagram for Problems 8.10 and 8.11.




Figure P8.22
ASMD chart for Problem 8.22.




Figure P8.23
ASMD chart for Problem 8.23.




Figure P8.29
ASMD chart for Problem 8.29.




Figure P8.37

(a) Alternative circuit for a ones counter.

(b) ASMD Chart for Problem 8.37.





Figure P8.41

Two-stage pipeline register: Datapath unit and ASMD chart.

