

Computer Science / Computer Engineering 142

Advanced Computer Organization

Term Project: Phase Two

Team: 5

By: Ethan Kinyon & Andrew Enright

12/05/2017

TR 5:30pm

Professor: Behnam Arad

Table of Contents

Objective	3
Status Report	5
Datapath	7
Stage One (Instruction Fetch)	8
Stage Two (Instruction Decode)	10
Stage Three (Execution)	14
Stage Four (Memory)	16
Stage Five (Write Back)	17
Buffer Modules	18
CPU/Top Design	19
Truth Tables / Signals	23
Assembly	26

Objective

The purpose of the term project is to design and simulate a datapath and control unit for a pipelined system, which will be able to execute the following assembly instruction.

Function	Syntax	opcode	op1	op2	funct. Code	type	Operation
Signed addition	add op1, op2	1111	reg	reg	0000	A	op1 = op1 + op2
Signed subtraction	sub op1, op2	1111	reg	reg	0001	A	op1 = op1 - op2
Signed multiplication	mul op1, op2	1111	reg	reg	0100	A	op1 = op1 * op2 op1: Product (lower half) R15: Product (upper half)
Signed division	div op1, op2	1111	reg	reg	0101	A	op1: 16-bit quotient R15: 16-bit remainder
Move	mv op1, op2	1111	reg	reg.	0111	A	op1 <= op2
SWAP	swp op1, op2	1111	reg	reg	1000	A	op1 <= op2 op2 <= op1
AND immediate	andi op1, op2	1000	reg	Immd.	N/A	C	op1 = op1 & {8'b0, constant}
OR immediate	or op1, op2	1001	reg	Immd.	N/A	C	op1 = op1 {8'b0, constant}
Load byte unsigned	lbu op1, immd (op2)	1010	reg	reg	N/A	B	op1 = {8'b0, Mem [immd + op2] } (sign extend immd)
Store byte	sb op1, immd (op2)	1011	reg	reg	N/A	B	Mem [immd + op2](7:0) = op1(7:0) (sign extend immd)
Load	lw op1, immd (op2)	1100	reg	reg	N/A	B	op1 = Mem [immd + op2] (sign extend immd)
Store	sw op1, immd (op2)	1101	reg	reg	N/A	B	Mem [immd + op2] = op1 (sign extend immd)
Branch on less than	blt op1, op2	0101	reg	immd.	N/A	C	if (op1 < R15) then PC = PC + op2 (sign extend op2 & shift left)
Branch on greater than	bgt op1, op2	0100	reg	immd.	N/A	C	if (op1 > R15) then PC = PC + op2 (sign extend op2 & shift left)

Function	Syntax	opcode	op1	op2	funct. Code	type	Operation
Branch on equal	beq op1, op2	0110	reg	immd.	N/A	C	if (op1 = R15) then PC = PC + op2 (sign extend op2 & shift left)
jump	jmp op1	0001	off- set	-----	N/A	D	pc = pc + op1 (sign extend op1 & shift left)
halt	Halt	0000	-----	-----	N/A	D	halt program execution

Status Report

Complete this form by typing the requested information and include the completed form in your report after TOC. Gray cells will be filled by the instructor.

<i>Name</i>	<i>%Contribution</i>	<i>Grade</i>
Ethan Kinyon	40	
Andrew Enright	60	

Please do not write in the first table

<i>Project Report/Presentation</i>	<i>20%</i>		<i>/200</i>
<i>Functionality of the individual component</i>	<i>40%</i>		<i>/400</i>
<i>Functionality of the overall design</i>	<i>25%</i>		<i>/250</i>
<i>Design Approach</i>	<i>5%</i>		<i>/50</i>
<i>Total Points</i>			<i>/900</i>

A: List all the instructions that were implemented correctly and verified by the assembly program on your system:

<i>Instructions</i>	<i>State any issue regarding the instruction.</i>
Signed Addition	No issue
Signed Subtraction	No issue
signed multiplication	No issue
signed division	No issue
Move	Not in ALU
Swap	Not in ALU
AND Immediate	No issue
OR Immediate	No issue
Load byte unsigned	Will output whole word, not just byte
Store Byte	No issues
Load	No issues
Store	No Issues
branch on less than	Not working
branch on greater than	Not working
branch on equal to	Not working
Jump	No issue
Halt	No issue

B: Fill out the next table:


Individual Components	Does your system have this component?	List the student who designed and verified the block	Does it work?	List problems with the component, if any.
ALU	Yes	Ethan	Yes	NA
ALU control unit	No	NA	NA	NA
Memory Unit	Yes	Ethan	Yes	NA
Register File/Other Reg	Yes	Andrew	Yes	NA
PC	Yes	Ethan	Yes	NA
Instruction Registers	Yes	Ethan	Yes	NA
Multiplexors	Yes	Andrew	Yes	NA
Exception handler 1. Unknown opcode 2. Arithm. Overflow	Yes	Andrew	Yes	NA
Control Units 1. Main 2. Forwarding 3. lw hazard detection	Yes	Andrew	Yes	NA

How many stages to you have in your pipeline? 5

C: State any issues regarding the overall operation of the datapath? Be specific.

NA

Datapath



Stage One: Instruction Fetch

Program Counter:

```

1  module programcounter(input clk, rst, pWrite, halt, input[15:0] temp_in, output reg[15:0] out);
2  always@(posedge clk or negedge rst)
3  begin
4      if (pWrite == 1'b1) out <= temp_in;
5      else if (~rst) out <= 16'h0000;
6  end
7  endmodule

```

Instruction Memory:

```

1  module instructionmemory(input[15:0] programcounter, output reg[15:0] outRegister);
2
3  always@(*)
4  begin
5      case (programcounter)
6          00 : outRegister = 16'hf120; //Signed Addition
7          02 : outRegister= 16'hf121; //Signed Subtraction
8          04 : outRegister= 16'h93ff; //Bitwise Or
9          06 : outRegister= 16'h834c; //Bitwise And
10         08 : outRegister= 16'hf564; //Signed Multiplication
11         10 : outRegister= 16'hf155; //Signed Division
12         12 : outRegister= 16'hfff1; //Signed Subtraction
13         14 : outRegister= 16'hf487; //Move
14         16 : outRegister= 16'hf468; //Swap
15         18 : outRegister= 16'h9402; //Bitwise Or
16         20 : outRegister= 16'ha690; //Load Byte Unsigned
17         22 : outRegister= 16'hb690; //Store Byte
18         24 : outRegister= 16'hc690; //Load Word
19         26 : outRegister= 16'h6704; //Branch On Equal
20         28 : outRegister= 16'hfb10; //Signed Addition
21         30 : outRegister= 16'h5705; //Branch Less Than
22         32 : outRegister= 16'hfb20; //Signed Addition
23         34 : outRegister= 16'h4702; //Branch Greater Than
24         36 : outRegister= 16'hf110; //Signed Addition
25         38 : outRegister= 16'hf110; //Signed Addition
26         40 : outRegister= 16'hc890; //Load Word
27         42 : outRegister= 16'hf880; //Signed Addition
28         44 : outRegister= 16'hd890; //Store Word
29         46 : outRegister= 16'hca90; //Load Word
30         48 : outRegister= 16'hfcc0; //Signed Addition
31         50 : outRegister= 16'hfdd1; //Signed Subtraction
32         52 : outRegister= 16'hfcd0; //Signed Addition
33         54 : outRegister= 16'hefff; //EFFF
34         default : outRegister = 16'h0000;
35     endcase;
36
37 end
38
39 endmodule
40
41

```


Adder:

```
1  module adder(in1, in2, carry, out);
2      parameter size = 16;
3      input  [size : 1] in1, in2;
4      output reg [size : 1] out;
5      output reg carry;
6
7      always @ (*)
8      begin
9          {carry, out} = in1 + in2;
10     end
11
12 endmodule
```

Multiplexor 2 to 1:

```
1  module mux_2to1(in1, in2, sel, out);
2      parameter size = 16;
3      input [size:1] in1, in2;
4      input sel;
5      output reg [size:1] out;
6
7      always @ (*)
8      case (sel)
9          0 : out = in1;
10         1 : out = in2;
11     endcase
12 endmodule
```

Stage Two: Instruction Decode

Control Unit:

```

1  module control(instruction, w2_addr_src, w2_en, write_back, mem_to_reg, alu_src, alu_op, memory_read, memory_write, byte_select, err, lock, alu_op2_src);
2  input [15:0] instruction;
3  output reg w2_addr_src, w2_en, write_back, mem_to_reg, alu_src, alu_op, memory_read, memory_write, byte_select, err, lock, alu_op2_src;
4
5  always @ (*)
6  begin
7      //Lock (freeze buffers)
8      if (instruction[15:12] == 0000) lock = 1'b1;
9      else begin
10         casez (instruction[15:12])
11             //ALU operation
12             4'b1111: begin
13                 alu_op2_src = 1'b0;
14                 write_back = 1'b1;
15                 mem_to_reg = 1'b0;
16                 alu_src = 1'b0;
17                 alu_op = 1'b1;
18                 memory_read = 1'b0;
19                 memory_write = 1'b0;
20                 byte_select = 1'b0;
21                 err = 1'b0;
22             end
23             casez (instruction[3:0])
24                 //add (0000)
25                 //subtract (0001)
26                 4'b0000 : begin
27                     w2_addr_src = 1'b0;
28                     w2_en = 1'b0;
29                 end
30                 4'b0001 : begin
31                     w2_addr_src = 1'b0;
32                     w2_en = 1'b0;
33                 end
34                 //multiply (0100)
35                 //divide (0101)
36                 4'b010? : begin
37                     w2_addr_src = 1'b1;
38                     w2_en = 1'b1;
39                 end
40                 //move (0111)
41                 4'b0111 : begin
42                     w2_addr_src = 1'b0;
43                     w2_en = 1'b0;
44                 end
45                 //swap (1000)
46                 4'b1000 : begin
47                     w2_addr_src = 1'b1;
48                     w2_en = 1'b1;
49                 end
50                 default: begin
51                     w2_addr_src = 1'b0;
52                     w2_en = 1'b0;
53                 end
54             endcase
55         end
56         //AND Immediate
57         //OR Immediate
58         4'b100? : begin
59             alu_op2_src = 1'b0;
60             w2_addr_src = 1'b0;
61             w2_en = 1'b0;
62             write_back = 1'b1;
63             mem_to_reg = 1'b0;
64             alu_src = 1'b1;
65             alu_op = 1'b1;
66             memory_read = 1'b0;
67             memory_write = 1'b0;
68             byte_select = 1'b0;
69             err = 1'b0;
70         end
71         //Load byte
72         4'b1010: begin
73             alu_op2_src = 1'b0;
74             w2_addr_src = 1'b0;
75             w2_en = 1'b0;
76             write_back = 1'b0;
77             mem_to_reg = 1'b1;
78             alu_src = 1'b1;
79             alu_op = 1'b1;
80             memory_read = 1'b1;
81             memory_write = 1'b0;
82             byte_select = 1'b1;
83             err = 1'b0;
84         end
85         //Store byte
86         4'b1011: begin
87             alu_op2_src = 1'b0;
88             err = 1'b0;
89             w2_addr_src = 1'b0;
90             w2_en = 1'b0;
91             write_back = 1'b1;
92             mem_to_reg = 1'b0;
93             alu_src = 1'b1;
94             alu_op = 1'b1;
95             memory_read = 1'b0;
96             memory_write = 1'b1;
97             byte_select = 1'b1;
98         end
99         //Load
100        4'b1100 : begin
101            alu_op2_src = 1'b0;
102            err = 1'b0;
103            w2_addr_src = 1'b0;
104            w2_en = 1'b0;
105            write_back = 1'b1;
106            mem_to_reg = 1'b1;
107            alu_src = 1'b1;
108            alu_op = 1'b1;
109            memory_read = 1'b1;
110            memory_write = 1'b0;
111            byte_select = 1'b0;
112        end
113        //Store
114        4'b1101 : begin
115            alu_op2_src = 1'b0;
116            err = 1'b0;
117            w2_addr_src = 1'b0;
118            w2_en = 1'b0;
119            write_back = 1'b1;
120            mem_to_reg = 1'b0;
121            alu_src = 1'b1;
122            alu_op = 1'b1;
123            memory_read = 1'b0;
124            memory_write = 1'b1;
125            byte_select = 1'b0;
126        end
127        //Branch on less
128        //Branch on greater
129        4'b010? : begin
130            alu_op2_src = 1'b1;
131            err = 1'b0;
132            w2_addr_src = 1'b0;
133            w2_en = 1'b0;
134            write_back = 1'b0;
135            mem_to_reg = 1'b0;
136            alu_src = 1'b0;
137            alu_op = 1'b1;
138            memory_read = 1'b0;
139            memory_write = 1'b0;
140            byte_select = 1'b0;
141        end
142        //Branch on Equal
143        4'b0110 : begin
144            alu_op2_src = 1'b1;
145            err = 1'b0;
146            w2_addr_src = 1'b0;
147            w2_en = 1'b0;
148            write_back = 1'b0;
149            mem_to_reg = 1'b0;
150            alu_src = 1'b0;
151            alu_op = 1'b1;
152            memory_read = 1'b0;
153            memory_write = 1'b0;
154            byte_select = 1'b0;
155        end
156        //Jump (jump signal handled via jump control)
157        //Jump actually has its own adder and shift for calculating address
158        4'b0001 : begin
159            alu_op2_src = 1'b0;
160            err = 1'b0;
161            w2_addr_src = 1'b0;
162            w2_en = 1'b0;
163            write_back = 1'b0;
164            mem_to_reg = 1'b0;
165            alu_src = 1'b0;
166            alu_op = 1'b0;
167            memory_read = 1'b0;
168            memory_write = 1'b0;
169            byte_select = 1'b0;
170        end
171    end

```

Control Unit cont:

```

172 //Halt
173 4'b0000 : begin
174     alu_op2_src = 1'b0;
175     err = 1'b0;
176     w2_addr_src = 1'b0;
177     w2_en = 1'b0;
178     write_back = 1'b0;
179     mem_to_reg = 1'b0;
180     alu_src = 1'b0;
181     alu_op = 1'b0;
182     memory_read = 1'b0;
183     memory_write = 1'b0;
184     byte_select = 1'b0;
185 end
186
187 //Unrecognized
188 default : begin
189     alu_op2_src = 1'b0;
190     err = 1'b1;
191     w2_addr_src = 1'b0;
192     w2_en = 1'b0;
193     write_back = 1'b0;
194     mem_to_reg = 1'b0;
195     alu_src = 1'b0;
196     alu_op = 1'b0;
197     memory_read = 1'b0;
198     memory_write = 1'b0;
199     byte_select = 1'b0;
200 end
201 endcase
202 end
203 end
204
205 endmodule

```

Register File:

```

1 module register(data_in, clk, rst, w_enable, data_out);
2
3 parameter size = 16;
4 input [size-1:0] data_in;
5 input clk, rst, w_enable;
6 output reg [size-1:0] data_out;
7
8
9 initial data_out <= 0;
10
11 always @(posedge clk, negedge rst)
12 if (!rst)
13     data_out <= 0;
14 else if (w_enable)
15     data_out <= data_in;
16
17 endmodule

```

Register File cont:

```

1  module register_file
2  (
3      input wire [15:0] write_data_1,
4      write_data_2,
5      input wire [3:0] write_addr_1,
6      write_addr_2,
7      read_addr_1,
8      read_addr_2,
9      input wire clk,
10     rst,
11     write_enable_1,
12     write_enable_2,
13     first_byte_only,
14     output reg [15:0] read_data_1,
15     read_data_2,
16     read_data_15);
17
18     //An n-1 bit, 2^n address lines size array of registers.
19     reg [15:0] registers [15:0];
20
21     integer i;
22
23     always @ (posedge clk, negedge rst)
24     begin
25         if (~rst)
26         begin
27             read_data_1 = 16'h0;
28             read_data_2 = 16'h0;
29             read_data_15 = 16'h0;
30             for (i = 0; i < 16; i = i+1)
31             begin
32                 registers[i] = 16'h0;
33             end
34             registers[0] = 16'h0F00;
35             registers[1] = 16'h0050;
36             registers[2] = 16'hFF0F;
37             registers[3] = 16'hF0FF;
38             registers[4] = 16'h0040;
39             registers[5] = 16'h6666;
40             registers[6] = 16'h00FF;
41             registers[7] = 16'hFF88;
42             registers[11] = 16'hCCCC;
43             registers[12] = 16'h0002;
44         end
45         else if (write_enable_1)
46         begin
47             if (~first_byte_only)
48                 registers[write_addr_1] = write_data_1;
49             else
50                 registers[write_addr_1] = {8'h00, write_data_1[7:0]};
51             if ((write_enable_2 == 1) && (write_addr_2 != write_addr_1))
52             begin
53                 registers[write_addr_2] = write_data_2;
54             end
55         end
56     end
57
58     if (~first_byte_only) read_data_1 = registers[read_addr_1];
59     else read_data_1 = {8'h00, registers[read_addr_1][7:0]};
60     read_data_1 = registers[read_addr_1];
61     read_data_2 = registers[read_addr_2];
62     read_data_15 = registers[15];
63 end
64 endmodule
65

```

Sign Extension:

```

8  module signExtend(data_in, data_out);
9  input [8:1] data_in;
10 output reg [16:1] data_out;
11
12 always @ (*)
13     data_out = {{8{data_in[8]}}, data_in};
14 endmodule

```

Hazard Detection Unit:

```

1 module hazard (ex_instruction, m_instruction, pc_write, force_flush, jump_taken, reset,
2     if_id_lock, id_ex_lock, ex_m_lock, m_wb_lock,
3     if_id_flush, id_ex_flush, ex_m_flush, m_wb_flush
4 );
5 input [15 : 0] ex_instruction, m_instruction;
6 input force_flush, jump_taken, reset;
7
8 output reg pc_write;
9 output reg if_id_lock, id_ex_lock, ex_m_lock, m_wb_lock;
10 output reg if_id_flush, id_ex_flush, ex_m_flush, m_wb_flush;
11
12 always @ (*)
13 begin
14     //if memory instruction is read, and it's reading into an address used by EX:
15     //--lock IF-ID, ID-EX, for a cycle
16     //lock PC for a cycle
17     //flush EX-M (to prevent double execution).
18     if (~reset)
19     begin
20         pc_write = 1'b0;
21
22         if_id_lock = 1'b1;
23         id_ex_lock = 1'b1;
24         ex_m_lock = 1'b1;
25         m_wb_lock = 1'b1;
26
27         if_id_flush = 1'b1;
28         id_ex_flush = 1'b1;
29         ex_m_flush = 1'b1;
30         m_wb_flush = 1'b1;
31
32     end
33     else if (force_flush || (
34         (m_instruction[15:12] == 4'b1100 || m_instruction[15:12] == 4'b1010) &&
35         (m_instruction[11:8] == ex_instruction[11:8] || m_instruction[11:8] == ex_instruction[7:4])))
36     begin
37         //If a flush was forced we still need to write to PC
38         //otherwise if we're just stalling for a read, PC doesn't get written
39         if (force_flush) pc_write = 1'b1;
40         else pc_write = 1'b0;
41
42         if_id_lock = 1'b1;
43         id_ex_lock = 1'b1;
44         ex_m_lock = 1'b0;
45         m_wb_lock = 1'b0;
46
47         if_id_flush = 1'b0;
48         id_ex_flush = 1'b0;
49         ex_m_flush = 1'b1;
50         m_wb_flush = 1'b0;
51     end
52     //if a jump is taken, if_id, id_ex need to be flushed. ex_m doesn't because there's already no writeback.
53     else if (jump_taken)
54     begin
55         pc_write = 1'b1;
56
57         if_id_lock = 1'b0;
58         id_ex_lock = 1'b0;
59         ex_m_lock = 1'b0;
60         m_wb_lock = 1'b0;
61
62         if_id_flush = 1'b1;
63         id_ex_flush = 1'b1;
64         ex_m_flush = 1'b0;
65         m_wb_flush = 1'b0;
66     end
67     end
68     else begin
69         //Normal operation. PC Writes, no locks, no flush.
70         pc_write = 1'b1;
71         if_id_lock = 1'b0;
72         id_ex_lock = 1'b0;
73         ex_m_lock = 1'b0;
74         m_wb_lock = 1'b0;
75
76         if_id_flush = 1'b0;
77         id_ex_flush = 1'b0;
78         ex_m_flush = 1'b0;
79         m_wb_flush = 1'b0;
80     end
81 end
82 end
83
84 endmodule

```

Stage Three: Execution

Arithmetic Logical Unit (ALU):

```

module ALU(input aluOp, input[3:0] opcode, input signed[15:0] op1, op2, output reg[15:0] out, R15, output reg error, neg, zero);
always@(*)
begin
    if (aluOp)
    begin
        error = 1'b0; // optional for throwing error
        neg = ((op1 - op2) > 0);
        zero = ((op1 - op2) == 0);
        if (opcode == 4'b0000) //signed addition
        begin
            out = op1 + op2;
            R15 = 16'h0000;
        end
        else if (opcode == 4'b0001) //signed subtraction
        begin
            out = op1 - op2;
            R15 = 16'h0000;
        end
        else if (opcode == 4'b0100) //signed multiplication
        begin
            {R15, out} = op1 * op2;
        end
        else if (opcode == 4'b0101) //signed division
        begin
            out = op1 / op2;
            R15 = op1 % op2;
        end
    end
    else
    begin
        out = 16'h0000;
        R15 = 16'h0000;
    end
end
end
endmodule

```

Forwarding Unit:

```

2 module forward(inst_ex, inst_m, inst_wb, haz1, haz2);
3 input [15:0] inst_ex, inst_m, inst_wb;
4 output reg [1:0] haz1, haz2;
5
6 always @ (*)
7 begin
8     //Type A: ALU op (1111)
9     //Type B: load and store byte (101x)
10    //    load and store (110x)
11    //
12    if (inst_ex[15:12] == 4'b1111 ||
13        inst_ex[15:13] == 3'b101 ||
14        inst_ex[15:13] == 3'b110)
15    begin
16        //haz2 handles hazards for operand 2
17
18        case(inst_ex[7:4])
19            inst_m[11:8] : haz2 = 2'b01;
20            inst_wb[11:8] : haz2 = 2'b10;
21            default: haz2 = 2'b00;
22        endcase
23    end
24    else haz2 = 2'b00;
25
26    //Type c: AND imm, OR imm (100x)
27    //    ble, bge (010x)
28    //    be (0110)
29    if (inst_ex[15:13] == 3'b100 ||
30        inst_ex[15:13] == 3'b010 ||
31        inst_ex[15:12] == 4'b0110 ||
32        inst_ex[15:12] == 4'b1111 || //this "if" covers all
33        inst_ex[15:13] == 3'b101 || //use cases for haz1
34        inst_ex[15:13] == 3'b110)
35    begin
36        //haz1 handles hazards for operand 1
37        case(inst_ex[11:8])
38            inst_m[11:8] : haz1 = 2'b01;
39            inst_wb[11:8] : haz1 = 2'b10;
40            default: haz1 = 2'b00;
41        endcase
42    end
43    //Type d/unrecognized
44    else haz1 = 2'b00;
45 end

```

Multiplexor 4 to 1:

```
8 module mux_4to1(in1, in2, in3, in4, sel, out);
9 parameter size = 16;
10 input [size:1] in1, in2, in3, in4;
11 input [1:0] sel;
12 output reg [size:1] out;
13
14 always @ (*)
15     case (sel)
16         2'b00 : out = in1;
17         2'b01 : out = in2;
18         2'b10 : out = in3;
19         2'b11 : out = in4;
20     endcase
21 endmodule
22
```

Left Shift:

```
8 module leftShift1(data_in, data_out);
9 parameter size = 16;
10 input [size:1] data_in;
11 output reg [size:1] data_out;
12
13 always @ (*)
14     data_out = data_in << 1;
15 endmodule
16
```

Stage Four: Memory

Jump Control:

```

6  module jumpControl(opcode, zero, neg, result);
7  input [3:0] opcode;
8  input zero, neg;
9  output reg result;
10
11  always @ (*)
12  begin
13      case (opcode)
14          //jump
15          4'b0001: result = 1'b1;
16          //beq
17          4'b0110: if (zero) result = 1'b1;
18                  else result = 1'b0;
19          //jge
20          4'b0100: if (!zero && !neg) result = 1'b1;
21                  else result = 1'b0;
22          //jle
23          4'b0101: if (neg) result = 1'b1;
24                  else result = 1'b0;
25          default: result = 1'b0;
26      endcase
27  end
28
29
30  endmodule

```

Data Memory:


```

1  module datamemory(input clk, rst, rEnable, wEnable, input[15:0] address, wData, output reg[15:0] rData);
2
3  integer j;
4  reg[7:0] mem [10000:0];
5
6  always@(posedge clk or negedge rst)
7  begin
8      if (wEnable == clk)
9      begin
10         mem[address+1] <= wData[15:8];
11         mem[address] <= wData[7:0];
12     end
13     else if (!rst)
14     begin
15         for(j = 10; j < 10000; j = j + 1)
16         begin
17             mem[j] <= 8'h00;
18         end
19         mem[0] <= 8'h2b;
20         mem[1] <= 8'hcd;
21         mem[2] <= 8'h00;
22         mem[3] <= 8'h00;
23         mem[4] <= 8'h12;
24         mem[5] <= 8'h34;
25         mem[6] <= 8'hde;
26         mem[7] <= 8'had;
27         mem[8] <= 8'hbe;
28         mem[9] <= 8'hef;
29     end
30 end
31
32
33 always@(*)
34 begin
35     rData = 16'hxxxx;
36     if (rEnable == 1'b1)
37     begin
38         rData = {mem[address], mem[address+1]};
39     end
40 end
41 endmodule
42

```


Stage Five: Write Back

The last section is the Write Back stage. This section is composed of two (2 to 1) Multiplexors that allow memory to write to a register, as well as writing to an address source.



Lock Buffer Module

```
10 module lockBuffer(data_in, clk, dis, flush, data_out);
11     parameter size = 16;
12     input [size:1] data_in;
13     input clk, dis, flush;
14     output reg [size:1] data_out;
15
16     always @ (posedge clk)
17     begin
18         if (flush) data_out <= {{size}{1'b0}};
19         else if (~dis) data_out <= data_in;
20
21     end
22 endmodule
23
```

This module is a simple lock buffer used in the cpu top level design. The buffer designs are implemented in the cpu Verilog code

CPU / Top Design

```

9      `include "register_file.v"
10     `include "register.v"
11     `include "control.v"
12     `include "jumpControl.v"
13     `include "lockBuffer.v"
14     `include "mux_2tol.v"
15     `include "mux_4tol.v"
16     `include "forward.v"
17     `include "adder.v"
18     `include "alu.v"
19     `include "leftShift1.v"
20     `include "signExtend.v"
21     `include "hazard.v"
22     `include "instructionmemory.v"
23     `include "datamemory.v"
24     `include "programcounter.v"
25
26     module cpu(clk, reset);
27         input clk, reset;
28
29         ///////////////////////////////////////////////////
30         //*****Wires and Regs for Hazard Handling*****
31         ///////////////////////////////////////////////////
32         reg[15:0] errors;
33
34         wire IF_ID_FLUSH, ID_EX_FLUSH, EX_M_FLUSH, M_WB_FLUSH;
35         wire IF_ID_LOCK, ID_EX_LOCK, EX_M_LOCK, M_WB_LOCK;
36
37         reg[15:0] ERROR_SERVICE_ROUTINE_ADDRESS;
38
39         ///////////////////////////////////////////////////
40         //*****Other Wires*****
41         ///////////////////////////////////////////////////
42
43         //Wires originating in the Instruction Fetch region
44         wire[15:0] IF_PC_SRC_MUX_ADDR_OUT, IF_PC_ADDER_OUT, IF_ADDR, //if_pc_adder_out
45                  //if_addr is the address of the instruction to be read
46                  IF_INSTRUCTION; // pc address and inst buffer inputs
47         wire IF_ADDRESS_OVERFLOW, IF_PC_WRT;
48         reg USE_ERROR_ADDRESS;
49

```

```

50 //Wires originating in the instruction Decode region
51 wire[15:0] IF_ID_BUFFER_PC_ADDRESS_OUTPUT, ID_INSTRUCTION, //pc address and inst buffer inputs
52 ID_SIGN_EXTEND, // sign extend output
53 ID_READ_DATA_1, ID_READ_DATA_2, ID_READ_DATA_15; // outputs to register file, inputs to buffer
54 wire ID_W2_ADDR_SRC, ID_W2_EN, ID_WRITEBACK, ID_MEMTOREG, ID_ALU_SRC, ID_ALU_OP, ID_MEM_READ, ID_MEM_WRITE, ID_BYTE_SELECT, ID_LOCK, CONTROL_ERROR, ID_ALU_OP2_SRC;
55
56 //Wires originating in the Execute region
57 wire[15:0] ID_EX_BUFFER_PC_ADDRESS_OUTPUT, ID_EX_BUFFER_INSTRUCTION_OUTPUT, // pc address and instruction buffer outputs
58 ID_EX_BUFFER_DATA_1_OUTPUT, ID_EX_BUFFER_DATA_2_OUTPUT, ID_EX_BUFFER_DATA_15_OUTPUT, //data buffer outputs
59 EX_ADDRESS_ADDER_OUTPUT, EX_RESULT, EX_REMAINDER, // alu and address adder results
60 EX_M_BUFFER_D1_INPUT, EX_M_BUFFER_D2_INPUT, EX_M_BUFFER_D15_INPUT, //inputs to buffer to mem
61 EX_SIGN_EXTEND, // comes out of the buffer which comes from sign extend in decode stage
62 EX_MUX_RESULT_ALU_SRC,
63 EX_INSTRUCTION,
64 EX_ADDRESS, //this is the FINAL address coming out of the adder
65 EX_ALU_INPUT_1, EX_ALU_INPUT_2, // result of hazard-detection multiplexer
66 EX_ADDER_IN_2,
67 EX_ALU_OP2_SRC_OUTPUT; //Connects the two OP2 multiplexers
68 wire EX_ALU_OP2_SRC, EX_ZERO, EX_NEGATIVE, EX_ALU_ERROR, // alu and address adder results
69 //commands buffered through ex
70 EX_W2_ADDR_SRC, EX_W2_EN, EX_WRITEBACK, EX_MEMTOREG, EX_ALU_SRC, EX_ALU_OP, EX_MEM_READ, EX_MEM_WRITE, EX_BYTE_SELECT, EX_LOCK;
71 wire[1:0] DAT_1_HAZ, DAT_2_HAZ;
72
73 //Wires originating in the Memory region
74 // commands buffered through M
75 wire M_PC_SRC, //this is the output to the Jump Control, which becomes PC_SRC
76 M_ZERO, M_NEGATIVE, //carried from ALU result
77 M_W2_ADDR_SRC, M_W2_EN, M_WRITEBACK, M_MEMTOREG, M_ALU_SRC, M_ALU_OP, M_MEM_READ, M_MEM_WRITE, M_BYTE_SELECT, M_LOCK;
78 wire[15:0] M_DATA_MEMORY_READ_OUTPUT, M_INSTRUCTION, M_ADDRESS,
79 M_RESULT, M_REMAINDER, //m_address is the output of the ex-m address buffer
80 M_REGISTER_DATA_1;
81
82 //Wires originating in the Writeback region
83 wire WB_W2_ADDR_SRC, WB_W2_EN, WB_WRITEBACK, WB_MEMTOREG, WB_BYTE_SELECT;
84 wire[3:0] WB_WRITE_ADDR_1, //used WB_INSTRUCTION[11:8]
85 WB_WRITE_ADDR_2;
86 wire[15:0] WB_DATA_1, //not used: instead WB_MUX_MEM_TO_REG_RESULT
87 WB_DATA_2;
88 wire[15:0] WB_RESULT, WB_REMAINDER, WB_MUX_MEM_TO_REG_RESULT, WB_MUX_WA2_RESULT, WB_INSTRUCTION, WB_DATA_FROM_MEMORY;
89
90 //*****Component Listing*****
91 //*****
92 //*****
93
94 //Components in Instruction Fetch Region
95 //*****
96
97 wire [15:0] IF_NEXT_ADDR;
98 mux_2to1 #(16) IF_MUX_PC_SRC (IF_PC_ADDER_OUT, M_ADDRESS, M_PC_SRC, IF_PC_SRC_MUX_ADDR_OUT);
99 mux_2to1 #(16) IF_MUX_ERR (IF_PC_SRC_MUX_ADDR_OUT, ERROR_SERVICE_ROUTINE_ADDRESS, USE_ERROR_ADDRESS, IF_NEXT_ADDR);
100 //register(data_in, clk, reset, w_enable, data_out);
101
102 //register #(16) PC (.data_in(IF_NEXT_ADDR), .clk(clk), .rst(reset), .w_enable(IF_PC_WRT), .data_out(IF_ADDR));
103 programcounter PC(.clk(clk), .rst(reset), .pWrite(IF_PC_WRT), .halt(1'b0), .temp_in(IF_NEXT_ADDR), .out(IF_ADDR));
104 adder IF_ADDRESS_ADDER(16'h0002, IF_ADDR, IF_ADDRESS_OVERFLOW, IF_PC_ADDER_OUT);
105 //instructionMemoryDUMMY im(IF_ADDR, IF_INSTRUCTION);
106
107 instructionmemory im(.programcounter(IF_ADDR), .outRegister(IF_INSTRUCTION));
108
109 //IF/ID Buffers: data in, clock, disable, flush, data out
110 lockBuffer #(16) IF_ID_BUFFER_ADDRESS (IF_PC_ADDER_OUT, clk, IF_ID_LOCK, IF_ID_FLUSH, IF_ID_BUFFER_PC_ADDRESS_OUTPUT);
111 lockBuffer #(16) IF_ID_BUFFER_INSTRUCTION (IF_INSTRUCTION, clk, IF_ID_LOCK, IF_ID_FLUSH, IF_ID_INSTRUCTION);
112
113 //Components in Instruction Decode Region
114 //*****
115
116
117 control control(.instruction(ID_INSTRUCTION), .w2_addr_src(ID_W2_ADDR_SRC), .w2_en(ID_W2_EN),
118 .write_back(ID_WRITEBACK), .mem_to_reg(ID_MEMTOREG), .alu_src(ID_ALU_SRC), .alu_op(ID_ALU_OP),
119 .memory_read(ID_MEM_READ), .memory_write(ID_MEM_WRITE), .byte_select(ID_BYTE_SELECT), .err(CONTROL_ERROR), .lock(ID_LOCK), .alu_op2_src(ID_ALU_OP2_SRC));
120 register_file rf (.write_data_1(WB_MUX_MEM_TO_REG_RESULT), .write_data_2(WB_REMAINDER), .write_addr_1(WB_INSTRUCTION[11:8]), .write_addr_2(WB_WRITE_ADDR_2),
121 .read_addr_1(ID_INSTRUCTION[11:8]), .read_addr_2(ID_INSTRUCTION[7:4]), .clk(clk), .rst(reset),
122 .write_enable_1(WB_WRITEBACK), .write_enable_2(WB_W2_EN), .first_byte_only(WB_BYTE_SELECT),
123 .read_data_1(ID_READ_DATA_1), .read_data_2(ID_READ_DATA_2), .read_data_15(ID_READ_DATA_15));
124 signExtend se (ID_INSTRUCTION[7:0], ID_SIGN_EXTEND);
125
126

```

```

127 //ID/EX buffers
128 lockBuffer #(10) ID_EX_BUFFER_CONTROLS(
129     {ID_ALU_OP2_SRC, ID_W2_ADDR_SRC, ID_W2_EN, ID_WRITEBACK, ID_MEMTOREG, ID_ALU_SRC, ID_ALU_OP,
130     ID_MEM_READ, ID_MEM_WRITE, ID_BYTE_SELECT}, clk, ID_EX_LOCK, ID_EX_FLUSH,
131     {EX_ALU_OP2_SRC, EX_W2_ADDR_SRC, EX_W2_EN, EX_WRITEBACK, EX_MEMTOREG, EX_ALU_SRC, EX_ALU_OP,
132     EX_MEM_READ, EX_MEM_WRITE, EX_BYTE_SELECT});
133 lockBuffer #(16) ID_EX_BUFFER_INSTRUCTION(ID_INSTRUCTION, clk, ID_EX_LOCK, ID_EX_FLUSH, EX_INSTRUCTION);
134
135 lockBuffer #(16) ID_EX_BUFFER_DAT_1(ID_READ_DATA_1, clk, ID_EX_LOCK, ID_EX_FLUSH, ID_EX_BUFFER_DATA_1_OUTPUT);
136 lockBuffer #(16) ID_EX_BUFFER_DAT_2(ID_READ_DATA_2, clk, ID_EX_LOCK, ID_EX_FLUSH, ID_EX_BUFFER_DATA_2_OUTPUT);
137 lockBuffer #(16) ID_EX_BUFFER_DAT_15(ID_READ_DATA_15, clk, ID_EX_LOCK, ID_EX_FLUSH, ID_EX_BUFFER_DATA_15_OUTPUT);
138 lockBuffer #(16) ID_EX_BUFFER_SE(ID_SIGN_EXTEND, clk, ID_EX_LOCK, ID_EX_FLUSH, EX_SIGN_EXTEND);
139 lockBuffer #(16) ID_EX_BUFFER_ADDRESS(IF_ID_BUFFER_PC_ADDRESS_OUTPUT, clk, ID_EX_LOCK, ID_EX_FLUSH, ID_EX_BUFFER_PC_ADDRESS_OUTPUT);
140
141 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
142 //Components in Execute region
143 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
144 mux_2tol #(16) EX_MUX_ALU_SRC(ID_EX_BUFFER_DATA_1_OUTPUT, EX_SIGN_EXTEND, EX_ALU_SRC, EX_MUX_RESULT_ALU_SRC);
145 mux_2tol #(16) EX_MUX_ALU_SRC2(ID_EX_BUFFER_DATA_2_OUTPUT, ID_EX_BUFFER_DATA_15_OUTPUT, EX_ALU_OP2_SRC, EX_ALU_OP2_SRC_OUTPUT);
146
147 mux_4tol #(16) EX_MUX_HAZ_1(EX_MUX_RESULT_ALU_SRC, M_RESULT, WB_RESULT, 16'h0000, DAT_1_HAZ, EX_ALU_INPUT_1);
148 mux_4tol #(16) EX_MUX_HAZ_2(EX_ALU_OP2_SRC_OUTPUT, M_RESULT, WB_RESULT, 16'h0000, DAT_2_HAZ, EX_ALU_INPUT_2);
149
150 ALU alu(.aluOp(EX_ALU_OP), .opcode(EX_INSTRUCTION[3:0]), .op1(EX_ALU_INPUT_1), .op2(EX_ALU_INPUT_2),
151     .out(EX_RESULT), .R15(EX_REMAINDER), .error(EX_ALU_ERROR), .zero(EX_ZERO), .neg(EX_NEGATIVE));
152 forward forward(.inst_ex(EX_INSTRUCTION), .inst_m(M_INSTRUCTION), .inst_wb(WB_INSTRUCTION), .haz1(DAT_1_HAZ), .haz2(DAT_2_HAZ));
153
154 leftShift1 lsl(.data_in(EX_SIGN_EXTEND), .data_out(EX_ADDER_IN_2));
155 adder #(16) address_adder(ID_EX_BUFFER_PC_ADDRESS_OUTPUT, EX_ADDER_IN_2, EX_ADDR_ADD_ERROR, EX_ADDRESS); // EX_ADDR_ADD_ERROR isn't used for anything (to support signed jumps), but is here
156
157 hazard hazard(.ex_instruction(EX_INSTRUCTION), .m_instruction(M_INSTRUCTION), .pc_write(IF_PC_WRT), .force_flush(USE_ERROR_ADDRESS), .jump_taken(M_PC_SRC), .reset(reset),
158     .if_id_lock(IF_ID_LOCK), .id_ex_lock(ID_EX_LOCK), .ex_m_lock(EX_M_LOCK), .m_wb_lock(M_WB_LOCK),
159     .if_id_flush(IF_ID_FLUSH), .id_ex_flush(ID_EX_FLUSH), .ex_m_flush(EX_M_FLUSH), .m_wb_flush(M_WB_FLUSH));
160
161
162 //EX/M buffers
163 lockBuffer #(9) EX_M_BUFFER_CONTROLS({EX_W2_ADDR_SRC, EX_W2_EN, EX_WRITEBACK, EX_MEMTOREG,
164     EX_MEM_READ, EX_MEM_WRITE, EX_BYTE_SELECT,
165     EX_ZERO, EX_NEGATIVE}, clk, EX_M_LOCK, EX_M_FLUSH,
166     {M_W2_ADDR_SRC, M_W2_EN, M_WRITEBACK, M_MEMTOREG,
167     M_MEM_READ, M_MEM_WRITE, M_BYTE_SELECT,
168     M_ZERO, M_NEGATIVE});
169 lockBuffer #(16) EX_M_BUFFER_INSTRUCTION(EX_INSTRUCTION, clk, EX_M_LOCK, EX_M_FLUSH, M_INSTRUCTION);
170 lockBuffer #(16) EX_M_BUFFER_RESULT(EX_RESULT, clk, EX_M_LOCK, EX_M_FLUSH, M_RESULT);
171 lockBuffer #(16) EX_M_BUFFER_REMAINDER(EX_REMAINDER, clk, EX_M_LOCK, EX_M_FLUSH, M_REMAINDER);
172 lockBuffer #(16) EX_M_BUFFER_DAT_1(ID_EX_BUFFER_DATA_1_OUTPUT, clk, EX_M_LOCK, EX_M_FLUSH, M_REGISTER_DATA_1);
173 lockBuffer #(16) EX_M_BUFFER_ADDR(EX_ADDRESS, clk, EX_M_LOCK, EX_M_FLUSH, M_ADDRESS);
174 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
175 //Components in Memory region
176 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
177
178
179 jumpControl jc (M_INSTRUCTION[15:12], M_ZERO, M_NEGATIVE, M_PC_SRC);
180 //data_memoryDUMMY dm (.read(M_MEM_READ), .write(M_MEM_WRITE), //Control signals- read and write enable
181     .addr(M_RESULT), .write_data(M_REGISTER_DATA_1), .data_out(M_DATA_MEMORY_READ_OUTPUT), .byte_select(M_BYTE_SELECT));
182
183 // (input clk, rst, rEnable, wEnable, input[15:0] address, wData, output reg[15:0] rData);
184 datamemory dm (.clk(clk), .rst(reset), .rEnable(M_MEM_READ), .wEnable(M_MEM_WRITE), .address(M_RESULT), .wData(M_REGISTER_DATA_1), .rData(M_DATA_MEMORY_READ_OUTPUT));
185 //M/WB Buffers
186 lockBuffer #(5) M_WB_BUFFER_CONTROLS({M_MEMTOREG, M_W2_ADDR_SRC, M_WRITEBACK, M_W2_EN, M_BYTE_SELECT},
187     clk, M_WB_LOCK, M_WB_FLUSH,
188     {WB_MEMTOREG, WB_W2_ADDR_SRC, WB_WRITEBACK, WB_W2_EN, WB_BYTE_SELECT});
189 lockBuffer #(16) M_WB_BUFFER_INSTRUCTION(M_INSTRUCTION, clk, M_WB_LOCK, M_WB_FLUSH, WB_INSTRUCTION);
190 lockBuffer #(16) M_WB_BUFFER_DATA_FROM_MEMORY(M_DATA_MEMORY_READ_OUTPUT, clk, M_WB_LOCK, M_WB_FLUSH, WB_DATA_FROM_MEMORY);
191
192 lockBuffer #(16) M_WB_BUFFER_RESULT(M_RESULT, clk, M_WB_LOCK, M_WB_FLUSH, WB_RESULT);
193 lockBuffer #(16) M_WB_BUFFER_REMAINDER(M_REMAINDER, clk, M_WB_LOCK, M_WB_FLUSH, WB_REMAINDER);
194 //Components in Writeback
195 //Quick note: writeback address 1 is always the fireset operand in the instruction.
196 // writeback address 2 is either the second operand, or it's hardcoded to 15 (if dividing or multiplying)
197 // writeback data 1 is either from memory (if loading from data mem) or the result of the ALU.
198 // writeback data 2 is always from the ALU Remainder.
199 mux_2tol #(16) WB_MUX_MEM_TO_REG(WB_RESULT, WB_DATA_FROM_MEMORY, WB_MEMTOREG, WB_MUX_MEM_TO_REG_RESULT); //WB_MUX_MEM_TO_REG_RESULT is the data from data memory
200 mux_2tol #(4) WB_MUX_W2_ADDR_SRC(WB_INSTRUCTION[7:4], 4'hf, WB_W2_ADDR_SRC, WB_WRITE_ADDR_2);
201

```

```

202 always @ (posedge clk or negedge reset)
203 begin
204     if (~reset)
205     begin
206         //IF_ID_LOCK, ID_EX_LOCK, EX_M_FLUSH handled by hazard unit
207         ERROR_SERVICE_ROUTINE_ADDRESS <= 16'h0000;
208         errors <= 16'h0000;
209     end
210     else
211     begin
212         //Accumulate errors in error register
213         errors <= {{13'b0}, IF_ADDRESS_OVERFLOW, CONTROL_ERROR, EX_ALU_ERROR};
214         //IF_PC_WRT <= 1'b1;
215         if (IF_ADDRESS_OVERFLOW || CONTROL_ERROR || EX_ALU_ERROR)
216         begin
217             //Error handling : use Error Interrupt Service Routine
218             //IF_ID_LOCK, ID_EX_LOCK, EX_M_FLUSH handled by hazard unit
219             ERROR_SERVICE_ROUTINE_ADDRESS <= 16'h0000;
220             USE_ERROR_ADDRESS <= 1'b1;
221         end
222         else
223         begin
224             ERROR_SERVICE_ROUTINE_ADDRESS <= 16'h0000;
225             USE_ERROR_ADDRESS <= 1'b0;
226         end
227     end
228 end
229 endmodule
230
231
232 module data_memoryDUMMY (read, write, addr, write_data, data_out, byte_select);
233     input [15:0] addr, write_data;
234     input read, write, byte_select;
235     output reg [15:0] data_out;
236     initial data_out = 16'h0000;
237
238     always@(*)
239     begin
240         if (read) data_out = 16'hFAFA;
241         else data_out = 16'h0000;
242     end
243 endmodule

```

Truth Tables / Signals

Control Unit Truth Table

Command	Opcode	W2 ADSRC	W2EN	WB	MtR	ALU SRC	ALU OP (INSTR[3..0])	MR	MW	BS
Signed Add	1111	X	0	1	0	0	0000	0	0	0
Signed Subtract	1111	X	0	1	0	0	0001	0	0	0
Signed Multiply	1111	1	1	1	0	0	0100	0	0	0
Signed Division	1111	1	1	1	0	0	0101	0	0	0
Move	1111	X	0	1	0	0	0111	0	0	0
Swap	1111	0	1	1	0	0	1000	0	0	0
AND Immediate	1000	X	0	1	0	1	x	0	0	0
OR immediate	1001	X	0	1	0	1	x	0	0	0
Load Byte Unsigned	1010	X	0	1	1	1	x	1	0	1
Store Byte	1011	X	0	0	0	1	x	0	1	1
Load	1100	X	0	1	1	1	x	1	0	0
Store	1101	X	0	0	0	1	x	0	1	0
Branch on Less	0101	X	0	0	0	0	x	0	0	0
Branch on Greater	0100	X	0	0	0	0	x	0	0	0
Branch on Equal	0110	X	0	0	0	0	x	0	0	0
Jump	0001	X	0	0	0	0	x	0	0	0
Halt	0000	X	0	0	0	0	x	0	0	0

Jump Control Truth Table

Command	NEG (from ALU)	ZERO (from ALU)	PC SRC (out)
Jump Less Than	0	0	0
Jump Less Than	1	X	1
Jump Equal	x	0	0
Jump Equal	0	1	1
Jump Greater Than	0	0	1
Jump Greater Than	1	X	0
Jump	X	X	1

Forwarding Unit Truth Table

(Current command is C, Command in Memory is M, command in Writeback is WB)

00: Data from Register File

01: Data from M

10: Data from WB

11: Not connected

Command	DAT1HAZ	DAT2HAZ
C-Op1 != M-Op1 or WB-Op1 C-Op2 != M-Op1 or WB-Op1	00	00
C-Op1 != M-Op1 or WB-Op1 C-Op2 = M-Op1	00	01
C-Op1 != M-Op1 or WB-Op1 C-Op2 = WB-Op2	00	10
C-Op1 = M-Op1 C-Op2 != M-Op1 or WB-Op1	01	00
C-Op1 = M-Op1 C-Op2 = M-Op1	01	01
C-Op1 = M-Op1 C-Op2 = WB-Op1	01	10
C-Op1 = WB-Op1 C-Op2 != M-Op1 or WB-Op1	10	00
C-Op1 = WB-Op1 C-Op2 = M-Op1	10	01
C-Op1 = WB-Op1 C-Op2 = WB-Op1	10	10

Instruction Hazard Detection Truth Table

(Current command is C, Command in Memory is M)

Instruction Hazard unit's job is to create a bubble (prevent instructions from moving) through the IF/ID, ID/EX buffers in case of a load word or load byte.

Condition	No Write	PC Wrt
M= LW or M=LB And(C-Op1 or C-Op2 = M-Op1)	1	0
Jump Taken (from Jump Control)	1	1

Signal Names

W2 ADSRC: Source of Write Address 2.

0: Instruction[7..3]

1: Hardcoded 15

W2 EN: Write into Write Address 2?

0: Don't write

1: Write ALU Remainder into register file, address 2. ALU Remainder is used for Swap and Move.

WB: Write into Write Address 1?

0: Don't write

1: Write into register file, Address 1

MtR: Memory to Register

0: Write ALU Result into Register

1: Write data from memory into Register

ALU SRC: Source of ALU Data. Overridden by data forwarding!

0: Use data from RD1 for ALU 1

1: Use data from Sign Extended lower half of instruction for ALU 1.

MR: Read data from memory?

0: Read data from memory

1: Do not read from memory

MW: Write data into memory?

0: Do not write into memory at address ADDR

1: Write into memory at address ADDR

BS: Byte select

0: Read and write entire 16-bit word

1: Read and write half word

[illegible]