

Kesmeler - Interrupts

- Kesmeler donanımla tetiklenen yazılım yordamlarıdır.
- Kesmeler mikrokontrolcünün verimli bir şekilde kullanılmasını sağlar.
- Kesmeler sayesinde mikrokontrolcü çoklu görev (multi tasking) şeklinde çalışabilir.
- Kesmeler sayesinde gömülü sistem gerçek zamanlı (real time) çalışabilir.
- Kesmeler, harici veya dahili olabilir.

NVIC: Nested Vectored Interrupt Controller

- Tüm kesmeler NVIC tarafından yönetilir.
- NVIC ve işlemci çekirdek arayüzü yakın bir şekilde eşleştirilmiştir. Bu durum kesmelerin verimli bir şekilde ele alınmasını sağlar.
- Referans kitabı Tablo 61'de vektörler gösterilmiştir.
- Aynı zamanda startup_stm32f407xx.s dosyasında bu vektörler belirtilmiştir.

NVIC: Nested Vectored Interrupt Controller

Position	Priority	Type of priority	Acronym	Description	Address
	-	-	-	Reserved	0x0000 0000
	-3	fixed	Reset	Reset	0x0000 0004
	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0x0000 0008
	-1	fixed	HardFault	All class of fault	0x0000 000C
	0	settable	MemManage	Memory management	0x0000 0010
	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
	-	-	-	Reserved	0x0000 001C - 0x0000 002B
	3	settable	SVCall	System service call via SWI instruction	0x0000 002C
	4	settable	Debug Monitor	Debug Monitor	0x0000 0030
	-	-	-	Reserved	0x0000 0034


NVIC: Nested Vectored Interrupt Controller

```
__Vectors      DCD      __initial_sp          ; Top of Stack
               DCD      Reset_Handler        ; Reset Handler
               DCD      NMI_Handler           ; NMI Handler
               DCD      HardFault_Handler     ; Hard Fault Handler
               DCD      MemManage_Handler     ; MPU Fault Handler
               DCD      BusFault_Handler      ; Bus Fault Handler
               DCD      UsageFault_Handler    ; Usage Fault Handler
               DCD      0                     ; Reserved
               DCD      0                     ; Reserved
               DCD      0                     ; Reserved
               DCD      0                     ; Reserved
               DCD      SVC_Handler           ; SVC Call Handler
               DCD      DebugMon_Handler      ; Debug Monitor Handler
               DCD      0                     ; Reserved
               DCD      PendSV_Handler        ; PendSV Handler
               DCD      SysTick_Handler       ; SysTick Handler
```

NVIC: Nested Vectored Interrupt Controller

- Vektör tablosu, adresleri tutmaktadır.
- Kesme olduğunda, ilgili kesme için yapılacak işlemler bir fonksiyonda tanımlanır.
- Bu fonksiyona interrupt handler denilir.
- Vektörler ise interrupt handlerın adreslerini tutar.
- Bazı kesmelerin önceliği sabittir ve değiştirilemez,
Örnek: Reset
- `startup_stm32f407xx.s` dosyasında interrupt için kullanılacak olan fonksiyonlar (interrupt handler) assembly dilinde yazılmıştır. Ancak bu fonksiyonların yanında yazılmış olan WEAK ifadeleri bu fonksiyonların tekrar yazılabileceği anlamına gelir.

External Interrupt Event Controller




- NVIC yapısı ARM çekirdeği içerisinde bulunmaktadır.
- Bazı üniteler NVIC'e doğrudan bağlı iken GPIO'lar EXTI (External Interrupt Event Controller) yapısıyla NVIC'e bağlanmıştır.

External Interrupt Event Controller


GPIO pinleri 16 harici kesme hatlarına aşağıdaki şekilde bağlanmıştır.

EXTI0[3:0] bits in the SYSCFG_EXTICR1 register




...

EXTI15[3:0] bits in the SYSCFG_EXTICR4 register



External Interrupt Event Controller

Figure 41. External interrupt/event controller block diagram



External Interrupt Event Controller

Interrupt mask register (EXTI_IMR)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									MR22	MR21	MR20	MR19	MR18	MR17	MR16
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8	MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **MRx**: Interrupt mask on line x

0: Interrupt request from line x is masked

1: Interrupt request from line x is not masked

External Interrupt Event Controller

SYSCFG external interrupt configuration register 1 (SYSCFG_EXTICR1)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EXTI3[3:0]				EXTI2[3:0]				EXTI1[3:0]				EXTI0[3:0]			
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **EXTIx[3:0]**: EXTI x configuration (x = 0 to 3)

These bits are written by software to select the source input for the EXTIx external interrupt.

0000: PA[x] pin

0001: PB[x] pin

0010: PC[x] pin

0011: PD[x] pin

0100: PE[x] pin

0101: PF[x] pin

0110: PG[x] pin

0111: PH[x] pin

1000: PI[x] pin

External Interrupt Event Controller

Rising trigger selection register (EXTI_RTSR)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									TR22	TR21	TR20	TR19	TR18	TR17	TR16
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx**: Rising trigger event configuration bit of line x

0: Rising trigger disabled (for Event and Interrupt) for input line

1: Rising trigger enabled (for Event and Interrupt) for input line

External Interrupt Event Controller

Falling trigger selection register (EXTI_FTSR)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									TR22	TR21	TR20	TR19	TR18	TR17	TR16
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TR15	TR14	TR13	TR12	TR11	TR10	TR9	TR8	TR7	TR6	TR5	TR4	TR3	TR2	TR1	TR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **TRx**: Falling trigger event configuration bit of line x

0: Falling trigger disabled (for Event and Interrupt) for input line

1: Falling trigger enabled (for Event and Interrupt) for input line.

External Interrupt Event Controller

Pending register (EXTI_PR)

Address offset: 0x14

Reset value: undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									PR22	PR21	PR20	PR19	PR18	PR17	PR16
									rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PR15	PR14	PR13	PR12	PR11	PR10	PR9	PR8	PR7	PR6	PR5	PR4	PR3	PR2	PR1	PR0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:23 Reserved, must be kept at reset value.

Bits 22:0 **PRx**: Pending bit

0: No trigger request occurred

1: selected trigger request occurred

This bit is set when the selected edge event arrives on the external interrupt line.

This bit is cleared by programming it to '1'.

read/clear (rc_w1) Software can read as well as clear this bit by writing 1. Writing '0' has no effect on the bit value.

EXTI Vektörleri

Position	Priority	Type of priority	Acronym	Description	Address
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 0058
7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000 005C
8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000 0060
9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000 0064
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068

0x4001 3C00 - 0x4001 3FFF |

EXTI

| APB2 |