
PLL

- Dahili veya harici çevrim kaynağı seçildikten sonra bu sinyal PLL (Faz kilitli döngü) ünitesine aktarılarak cihazın farklı hızlarda çalışması sağlanabilir.
- PLL ile yaralanan clock hızı RCC clock control yazmacı ile (RCC_CR) sistem çevrim kaynağı olarak kullanılabilir.


1/14

PLL



PLL unitesine giren clock sinyalinin 1 ile 2 MHz arasında frekansının olması gerekiyor.

Bundan dolayı M clock ölçeklendiricisinin HSI veya HSE seçilmesine göre ayarlanması gerekiyor.



VCO (Voltage Controlled Oscillator) frekansı ve P frekans ölçeklendiricisinin outputundaki frekans aşağıdaki formüller ile bulunur:

$$f_{(VCO clock)} = f_{(PLL clock input)} \times (PLLN / PLLM)$$

 $f_{(PLL general clock output)} = f_{(VCO clock)} / PLLP$

PLL

RCC PLL configuration register (RCC_PLLCFGR)

Address offset: 0x04

Reset value: 0x2400 3010

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserv	PLLSR C	Reserved				PLLP1	PLLP0
				rw	rw	rw	rw	ed	rw				rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserv	PLLN										PLLM4	PLLM3	PLLM2	PLLM1	PLLM0
ed	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

$$f_{(VCO clock)} = f_{(PLL clock input)} \times (PLLN / PLLM)$$

 $f_{(PLL general clock output)} = f_{(VCO clock)} / PLLP$

PLLSRC (22. bit): $0\rightarrow HSI$, $1\rightarrow HSE$ PLL clock kaynağı.

M: Ana PLL için bölme faktörü

N: VCO için ana PLL çarpım faktörü

P: Ana sistem cloku için Ana PLL bölme faktörü

Bu ayarlamalar ancak PLL devre dışı iken yapılabilir.

4/14

3/14

RCC PLL configuration register (RCC_PLLCFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserv	PLLSR C		Rese	erved		PLLP1	PLLP0
				rw	rw	rw	rw	ed	rw				rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserv					PLLN					PLLM5	PLLM4	PLLM3	PLLM2	PLLM1	PLLM0
ed	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 5:0 **PLLM:** Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock

Set and cleared by software to divide the PLL and PLLI2S input clock before the VCO.

These bits can be written only when the PLL and PLLI2S are disabled.

Caution: The software has to set these bits correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

VCO input frequency = PLL input clock frequency / PLLM with 2 ≤PLLM ≤63

000000: PLLM = 0, wrong configuration 000001: PLLM = 1, wrong configuration

000010: PLLM = 2 000011: PLLM = 3 000100: PLLM = 4

...

111110: PLLM = 62 111111: PLLM = 63

PLL

RCC PLL configuration register (RCC_PLLCFGR)

Bits 14:6 PLLN: Main PLL (PLL) multiplication factor for VCO

Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when PLL is disabled. Only half-word and word accesses are allowed to write these bits.

Caution: The software has to set these bits correctly to ensure that the VCO output frequency is between 100 and 432 MHz.

VCO output frequency = VCO input frequency × PLLN with 50 ≤PLLN ≤432

000000000: PLLN = 0, wrong configuration 000000001: PLLN = 1, wrong configuration

...

000110010: PLLN = 50

...

001100011: PLLN = 99 001100100: PLLN = 100

...

110110000: PLLN = 432

110110001: PLLN = 433, wrong configuration

• • • •

111111111: PLLN = 511, wrong configuration

Note: Multiplication factors ranging from 50 and 99 are possible for VCO input frequency higher than 1 MHz. However care must be taken that the minimum VCO output frequency respects the value specified above.

RCC PLL configuration register (RCC_PLLCFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserv	PLLSR C	Reserved				PLLP1	PLLP0
				rw	rw	rw	rw	ed	rw				rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserv	PLLN PLLM5 PLLM4 PLLM3 PLLM										PLLM2	PLLM1	PLLM0		
ed	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 17:16 PLLP: Main PLL (PLL) division factor for main system clock

Set and cleared by software to control the frequency of the general PLL output clock. These bits can be written only if PLL is disabled.

Caution: The software has to set these bits correctly not to exceed 168 MHz on this domain. PLL output clock frequency = VCO frequency / PLLP with PLLP = 2, 4, 6, or 8

00: PLLP = 2 01: PLLP = 4 10: PLLP = 6

11: PLLP = 8

7/14

Clock Kaynakları

RCC clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		PLLI2S RDY	PLLI2S ON	PLLRD Y	PLLON		Rese	erved		CSS ON	HSE BYP	HSE RDY	HSE ON
	r rw r rw											rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HSICAL[7:0]									SITRIM[4	:0]		Res.	HSI RDY	HSION
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Clock Kaynakları

RCC clock configuration register (RCC_CFGR)

Address offset: 0x08

Reset value: 0x0000 0000

3	2	1	0
SWS1	SWS0	SW1	SW0
r	r	rw	rw

Bits 3:2 SWS: System clock switch status

Set and cleared by hardware to indicate which clock source is used as the system clock.

00: HSI oscillator used as the system clock

01: HSE oscillator used as the system clock

10: PLL used as the system clock

11: not applicable

Bits 1:0 SW: System clock switch

Set and cleared by software to select the system clock source.

Set by hardware to force the HSI selection when leaving the Stop or Standby mode or in case of failure of the HSE oscillator used directly or indirectly as the system clock.

00: HSI oscillator selected as system clock

01: HSE oscillator selected as system clock

10: PLL selected as system clock

11: not allowed

9/14

Bus Frekansları

Sysclock max 168 MHz olmalıdır.

AHB busı max 168 MHz hızında çalışır. SysClock ile AHB Busı arasında AHB ön ölçeklendiricisi (prescaler) bulunur.


PLL ile çevrim hızı ayarlandıktan sonra APB1 ve APB2 buslarının hızları da ayarlanmalıdır:

APB1 busu max 42 MHz frekansında çalışabilir.

APB2 busu max 84 MHz frekansında çalışabilir.

Bu frekans değerleri için AHB busının frekans değeri APB1 ve APB2 ön ölçeklendiricisinde saklanan sayıya bölünür.

Bus Frekansları



Bus Frekansları

RCC clock configuration register (RCC_CFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
МС	MCO2 MCO2 PRE[2:0]				MCO1 PRE[2:0]			I2SSC R	МС	01		RTCPRE[4:0]					
rw		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Р	PRE2[2:0	0]	P	PRE1[2:	0]	Decembed			HPRE[3:0]			SWS1	SWS0	SW1	SW0		
rw	rw	rw	rw	rw	rw	Reserved		rw	rw	rw	rw	г	г	rw	rw		

Bits 7:4 HPRE: AHB prescaler

Set and cleared by software to control AHB clock division factor.

Caution: The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after

HPRE write.

Caution: The AHB clock frequency must be at least 25 MHz when the Ethernet is used.

0xxx: system clock not divided

1000: system clock divided by 2

1001: system clock divided by 4

1010: system clock divided by 8

1011: system clock divided by 16

1100: system clock divided by 64

1101: system clock divided by 128

1110: system clock divided by 256

1111: system clock divided by 512

 $_{12/14}$

Bus Frekansları

RCC clock configuration register (RCC_CFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
МС	MCO2 MCO2 PRE[2:0]			MCO1 PRE[2:0]			I2SSC R	МС	01		RTCPRE[4:0]				
rw		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Р	PPRE2[2:0] PPRE1[2:0]		Pose	nuod		HPRI	E[3:0]		SWS1	SWS0	SW1	SW0			
rw	rw	rw	rw	rw	rw	Reserved		rw	rw	rw	rw	r	г	rw	rw

Bits 12:10 PPRE1: APB Low speed prescaler (APB1)

Set and cleared by software to control APB low-speed clock division factor.

Caution: The software has to set these bits correctly not to exceed 42 MHz on this domain. The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after PPRE1 write.

0xx: AHB clock not divided 100: AHB clock divided by 2 101: AHB clock divided by 4 110: AHB clock divided by 8 111: AHB clock divided by 16

13/14

Bus Frekansları

RCC clock configuration register (RCC_CFGR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
МС	MCO2 MCO2 PRE[2:0]			МС	01 PRE[2:0]	I2SSC R	МС	01		RTCPRE[4:0]				
rw		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Р	PPRE2[2:0] PPRE1[2:0] Page		anyod		HPR	E[3:0]		SWS1	SWS0	SW1	SW0				
rw	rw	rw	rw	rw	rw	Reserved		rw	rw	rw	rw	r	г	rw	rw

Bits 15:13 **PPRE2:** APB high-speed prescaler (APB2)

Set and cleared by software to control APB high-speed clock division factor.

Caution: The software has to set these bits correctly not to exceed 84 MHz on this domain. The clocks are divided with the new prescaler factor from 1 to 16 AHB cycles after PPRE2 write.

0xx: AHB clock not divided 100: AHB clock divided by 2 101: AHB clock divided by 4 110: AHB clock divided by 8 111: AHB clock divided by 16