

Module ID: CX-203
Post-Lab2 Write-Up
Tue, Nov 12, 2024

Lab 2: Combinational Circuit Design using Gate-Level Modeling and Synthesis on FPGA

GitHub URL: <https://github.com/asewaket/cx-203-lab2>

Task1

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Scope

Name	Design U...	Block Type
tb_and4gate	tb_and4gate	Verilog Mod
dut_and4gate	dut_and4gate	Verilog Mod
gbl1	gbl1	Verilog Mod

Objects

Name	Value	Data Type
a	1	Logic
b	1	Logic
c	1	Logic
d	1	Logic
f	1	Logic

and4gate.v

```
1: timescale 1ns / 1ps
2:
3: //////////////////////////////////////////////////
4: // Company:
5: // Engineer:
6: // Create Date: 11/12/2024 12:38:45 PM
7: // Design Name:
8: // Module Name: and4gate
9: // Project Name:
10: // Target Devices:
11: // Tool Versions:
12: // Description:
13: //
14: // Dependencies:
15: //
16: // Revision:
17: // Revision 0.01 - File Created
18: // Additional Comments:
19: //
20: //////////////////////////////////////////////////
21:
22: module and4gate (
23:     input logic a, b, c, d,
24:     output logic f
25: );
26:
27:     assign f = a & b & c & d;
28:
29: endmodule
30:
31:
32:
```

Tcl Console

```
$finish called at time : 160 ns : File "/home/it/Lab2/Lab2.srcs/sources_1/new/tb_and4gate.v" Line 90
INFO: [USF-XS1a-96] XSim completed. Design snapshot 'tb_and4gate_behav' loaded.
INFO: [USF-XS1a-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6969.715 ; gain = 228.883 ; free physical = 1748 ; free virtual = 33779
Type a Tcl command here
```

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Scope

tb_and4gate

dut and4gate

gbl1 gbl1

Design U...

Verilog Mod

Verilog Mod

Verilog Mod

Objects

a

b

c

d

f

Value

1

1

1

1

1

Data Type

Logic

Logic

Logic

Logic

Logic

and4gate.v

tb_and4gate.v

Untitled 1

and4gate.v

tb_and4gate.v

Untitled 1

and4gate.v

tb_and4gate.v

Untitled 1

Tcl Console

Messages

Log

finish called at time : 160 ns : File "/home/it/Lab2/Lab2.srcs/sources_1/new/tb_and4gate.v" Line 90

INFO: [USF-XS1a-96] XSim completed. Design snapshot 'tb_and4gate_behav' loaded.

INFO: [USF-XS1a-97] XSim simulation ran for 1000ns

launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 ; Memory (MB): peak = 6989.715 ; gain = 228.883 ; free physical = 1748 ; free virtual = 33779

Type a Tcl command here

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROGRAM AND DEBUG

Generate Bitstream

Open Hardware Manager

Scope

tb_and4gate

dut and4gate

gbl1 gbl1

Design U...

Verilog Mod

Verilog Mod

Verilog Mod

Objects

a

b

c

d

f

Value

1

1

1

1

1

Data Type

Logic

Logic

Logic

Logic

Logic

and4gate.v

tb_and4gate.v

Untitled 1

and4gate.v

tb_and4gate.v

Untitled 1

and4gate.v

tb_and4gate.v

Untitled 1

Tcl Console

Messages

Log

finish called at time : 160 ns : File "/home/it/Lab2/Lab2.srcs/sources_1/new/tb_and4gate.v" Line 90

INFO: [USF-XS1a-96] XSim completed. Design snapshot 'tb_and4gate_behav' loaded.

INFO: [USF-XS1a-97] XSim simulation ran for 1000ns

launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 ; Memory (MB): peak = 6989.715 ; gain = 228.883 ; free physical = 1748 ; free virtual = 33779

Type a Tcl command here

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Scope x Sources

Name	Design U...	Block Type
tb_and4gate	Verilog Mod	
dut_and4gate	Verilog Mod	
gbl1	Verilog Mod	

Objects x Protocol Ins

Name	Value	Data Type
a	1	Logic
b	1	Logic
c	1	Logic
d	1	Logic
f	1	Logic

and4gate.v x **tb_and4gate.v** x **Untitled 1**

Name | **Value**

	00 ns	00 ns	100 ns	120 ns	140 ns	160 ns
a	1	1	1	1	1	1
b	1	1	1	1	1	1
c	1	1	1	1	1	1
d	1	1	1	1	1	1
f	1	1	1	1	1	1

Tcl Console x Messages x Log

```

$finish called at time : 160 ns : File "/home/it/Lab2/Lab2.srcs/sources_1/new/tb_and4gate.v" Line 90
INFO: [USF-XS1a-96] XSim completed. Design snapshot 'tb_and4gate_behav' loaded.
INFO: [USF-XS1a-97] XSim simulation ran for 1000ns
Launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 ; Memory (MB): peak = 6989.715 ; gain = 228.883 ; free physical = 1748 ; free virtual = 33779
  
```

IP Catalog

- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG**
 - Generate Bitstream
 - Open Hardware Manager**
 - Open Target
 - Program Device
 - Add Configuration Memory D...

There are no debug cores. Program device Refresh device

Hardware x **tb_and4gate.v** x **and4gate.v** x **pin-assignment.xdc**

Name | **Status**

localhost (1)	Connected
xilinx:tcfdigilent2102928830A	Open
xc7a100t_0 (1)	Programmed

Hardware Device Properties

Name: xc7a100t_0

Part: xc7a100t

ID code: 13631093

IR length: 6

Status: Programmed

Programming file: /vrt/Lab2/Lab2.runs/impl_1/and4gate

Probes file:

User chain count: 4

General | **Properties**

Tcl Console x Messages x Serial I/O Links x Serial I/O Scans

```

set_property FULL_PROBES_FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM_FILE (/home/it/Lab2/Lab2.runs/impl_1/and4gate.bit) [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-316d] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-143d] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
  
```

IP Catalog

- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager**
 - Open Target
 - Program Device

Sources: Netlist

Hardware Device Properties: pin-assignment.xdc

General Properties

Project Summary: Device: tb_and4gate, and4gate.v, pin-assignment.xdc, Schematic

6 Cells, 5 I/O Ports, 10 Nets

Schematic: d_IBUF_inst, a_IBUF_inst, b_IBUF_inst, c_IBUF_inst, f_IBUF_inst, f_OBUF_inst, LUT4

Tcl Console, Messages, Log, Reports, Design Runs, Power, DRC, Timing, Utilization

Hierarchy

Name	Slice LUTs (63400)	Slice (15850)	LUT as Logic (63400)	Bonded IPADs (2)
and4gate	1	1	1	5

utilization_1

IP Catalog

- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager**
 - Open Target
 - Program Device

Sources: Netlist

Hardware Device Properties: pin-assignment.xdc

General Properties

Project Summary: Device: tb_and4gate, and4gate.v, pin-assignment.xdc, Schematic

6 Cells, 5 I/O Ports, 10 Nets

Schematic: X0Y3, X1Y3, X0Y2, X1Y2, X0Y1, X1Y1, X0Y0, X1Y0

Tcl Console, Messages, Log, Reports, Design Runs, Power, DRC, Timing, Utilization

Hierarchy

Name	Slice LUTs (63400)	Slice (15850)	LUT as Logic (63400)	Bonded IPADs (2)
and4gate	1	1	1	5

utilization_1

Task2

SYNTHESIS

- Run Synthesis
- Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
- Set Up Debug
- Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
- Report Methodology
- Report DRC
- Report Noise
- Report Utilization
- Report Power
- Schematic

IMPLEMENTATION

- Run Implementation
- Open Implemented Design
 - Constraints Wizard
 - Edit Timing Constraints
- Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
- Report Methodology
- Report DRC
- Report Noise
- Report Utilization
- Report Power
- Schematic

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager
 - Open Target

Hardware Device Properties

Select an object to see properties

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): NA	Worst Hold Slack (WHS): NA	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): NA	Total Hold Slack (THS): NA	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: NA	Number of Failing Endpoints: NA	Number of Failing Endpoints: NA
Total Number of Endpoints: NA	Total Number of Endpoints: NA	Total Number of Endpoints: NA

There are no user specified timing constraints.

Timing Summary - impl_1 (saved)

Task3

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - tb_full_adder (tb_full_adder.sv) (1)
 - DUT: full_adder (full_adder.sv) (2)
- Constraints
- Simulation Sources (1)
 - sim_1 (1)
 - tb_full_adder (tb_full_adder.sv) (1)
- Utility Sources

Source File Properties

full_adder.sv

Enabled

Location: /home/f/project_4/project_4_srcs/sources_1/new

Type: SystemVerilog

Library: xil_defaultlib

Size: 0.8 KB

Modified: Today at 14:57:01 PM

Copied to: <Project Directory>/project_4_srcs/sources_1/m

Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2019)	Vivado Synthesis Default Reports (Vivado Synthesis 2019)
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2019)	Vivado Implementation Default Reports (Vivado Implementation 2019)

tb_full_adder.sv

```

11 // Tool Versions:
12 // Description:
13 // Dependencies:
14 //
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //
21 //
22 //
23 module tb_full_adder;
24   logic A, B, C_in;
25   logic S, C_out;
26
27   full_adder DUT (
28     .A(A),
29     .B(B),
30     .C_in(C_in),
31     .S(S),
32     .C_out(C_out)
33   );
34
35   initial begin
36     $display("Time | A B C_in | S C_out");
37     $display("-----");
38     for (int i = 0; i < 8; i++) begin
39       (A, B, C_in) = i;
40       #5;
41       $display("%t | %b %b %b | %b %b", $time, A, B, C_in, S, C_out);
42     end
43   end
44 endmodule
45
46
47
48
49
50
51

```

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Scope x Sources

Name	Design U...	Block Type
tb_full_adde	Verilog Mod	
DU_full_adder	Verilog Mod	
gbl1	Verilog Mod	

Objects x Protocol Ins

Name	Value	Data Type
A	1	Logic
B	1	Logic
C_in	1	Logic
S	1	Logic
C_out	1	Logic

full_adder_sv x **tb_full_adder_sv** x **Half Adder_sv** x **tb_half_adder_sv** x **Untitled 1**

Name	Value	15 ns	20 ns	25 ns	30 ns	35 ns	40 ns
A	1						
B	1						
C_in	1						
S	1						
C_out	1						

Tcl Console x Messages x Log

```

$finish called at time : 40 ns : File "/home/it/project_4/project_4/srcs/sources_1/new/tb_full_adder_sv" Line 46
INFO: [USF-XS1a-96] XSim completed. Design snapshot 'tb_full_adder_behav' loaded.
INFO: [USF-XS1a-97] XSim simulation ran for 1000ns
Launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 ; Memory (MB): peak = 7073.875 ; gain = 220.887 ; free physical = 3666 ; free virtual = 34573
  
```

Type a Tcl command here

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION**
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG

Sources x **Netlist**

- full_adder
 - Nets (10)
 - Leaf Cells (7)

Source File Properties

Select an object to see properties

Project Summary x **Device** x **full_adder_sv** x **tb_full_adder_sv** x **Half Adder_sv** x **tb_half_adder_sv**

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	NA	Worst Hold Slack (WHS):	NA	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	NA	Total Hold Slack (THS):	NA	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	NA	Number of Failing Endpoints:	NA	Number of Failing Endpoints:	NA
Total Number of Endpoints:	NA	Total Number of Endpoints:	NA	Total Number of Endpoints:	NA

There are no user specified timing constraints.

Timing Summary - impl_1 (saved)

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG

Sources | **Netlist**

full_adder
Nets (10)
Leaf Cells (7)

Source File Properties

Select an object to see properties

Project Summary | **Device** | **full_adder.sv** | **tb_full_adder.sv** | **Half Adder.sv** | **tb_half_adder.sv** | **Schematic**

7 Cells 5 I/O Ports 10 Nets

Tcl Console | **Messages** | **Log** | **Reports** | **Design Runs** | **Power** | **DRC** | **Timing**

Design Timing Summary

General Information	Setup	Hold	Pulse Width
Worst Negative Slack (WNS): NA	Worst Hold Slack (WHS): NA	Worst Pulse Width Slack (WPWS): NA	
Total Negative Slack (TNS): NA	Total Hold Slack (THS): NA	Total Pulse Width Negative Slack (TPWS): NA	
Number of Failing Endpoints: NA	Number of Failing Endpoints: NA	Number of Failing Endpoints: NA	
Total Number of Endpoints: NA	Total Number of Endpoints: NA	Total Number of Endpoints: NA	

There are no user specified timing constraints.

Timing Summary - impl_1 (saved)

IP Catalog

- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation
 - Open Implemented Design**
 - Constraints Wizard
 - Edit Timing Constraints
 - Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG**
 - Generate Bitstream
 - Open Hardware Manager**
 - Open Target
 - Program Device
 - Add Configuration Memory

Hardware

localhost (1) Connected
xilinx/tcf/Digilent/2102928830A Open
xc7a100t-0 (1) Programmed
XADC (System Monitor)

Properties

Select an object to see properties

full_adder.sv | **tb_full_adder.sv** | **Half Adder.sv** | **tb_half_adder.sv** | **full_adder.xdc**

```

3: // Company:
4: // Engineer:
5: //
6: // Create Date: 11/11/2024 07:34:30 PM
7: // Design Name:
8: // Module Name: full_adder
9: // Project Name:
10: // Target Devices:
11: // Tool Versions:
12: // Description:
13: //
14: // Dependencies:
15: //
16: // Revision:
17: // Revision 0.01 - File Created
18: // Additional Comments:
19: //
20: //
21: //
22:
23: module full_adder (
24:     input logic A, B, C_in,
25:     output logic S, C_out
26: );
27:
28:     logic S1, C1, C2;
29:
30:     half_adder HA1 (
31:         .A(A),
32:         .B(B),
33:         .S(S1),
34:         .C_out(C1)
35:     );
36:
37:     half_adder HA2 (
38:         .A(S1),
39:         .B(C_in),
40:         .S(S),
41:         .C_out(C2)
42:     );
43:
44:     assign C_out = C1 | C2;

```

Tcl Console | **Messages** | **Log** | **Reports** | **Serial I/O Links** | **Serial I/O Scans**

Report	Type	Options	Modified	Size
impl_1_route_report_incremental_reuse_0	report_incremental_reuse		11/12/24, 3:12 PM	6.8 KB
impl_1_route_report_clock_utilization_0	report_clock_utilization		11/12/24, 3:12 PM	0.8 KB
impl_1_route_report_bus_skew_0	report_bus_skew	warn_on_violation = true;	11/12/24, 3:12 PM	30.6 KB
impl_1_route_implementation_log_0				
Post-Route Phys Opt Design (post_route_phys_opt_design)				
impl_1_post_route_phys_opt_report_timing_summary_0	report_timing_summary	max_paths = 10; warn_on_violation = true;		

Task4



