### CSE 4207 CT 4 Assignment Roll No: 1903077

**Assignment Problem:** 

Category: C Word Size = 7

**ALU Operations = AND, ADD** 

#### Solution:

#### Video:

Have you uploaded the video?	YES
Check List 1: Have you explained the design using testbenches to prove that your circuit is working correctly and giving correct results?	YES
Check List 2: Have you shown full synthesis results showing all the required info including RTL Synthesis, RTL Floorplan, RTL Power Analysis, GDS and Heatmap (for details, see assignment template doc)?	YES
NB: Failing to upload video will cause heavy point penalty (5-6 Marks)	
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

### **HDL Code:**

	Check List: Have you added all the modules written in verilog including ALU, ALU_OP1, ALU_OP2, CONTROLLER, TOP, TOP_TESTBENCH, ALU_TESTBENCH, CONTROLLER_TESTBENCH?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)		

#### top.v

```
`include "controller.v"

module Top (
    input wire clk,
    input wire rst,
    output wire [6:0] res,
    output wire CF,
    output wire GZ // Greater than zero flag
);

Controller uut0(
    .clk(clk),
```

```
.rst(rst),
    .res(res),
    .CF(CF),
    .GZ(GZ)
);
```

#### controller.v


```
include "alu_7_bit.v"
module <a href="Controller">Controller</a> (
    input clk,rst,
    output reg [6:0] a,
    output reg [6:0] b,
    output reg op,
    output wire [6:0] res,
    output wire GZ, //grater than zero flag
    output wire CF
);
ALU uut0(
    .a(a),
    .b(b),
    .op(op),
    .res(res),
    .GZ(GZ),
    .CF(CF)
);
localparam start =3'b000,
            one=3'b001,
            two=3'b010,
            three=3'b011,
            finish=3'b100;
reg [2:0] current_state, next_state;
always @(posedge clk)
```

```
if(rst)
        current_state<=start;</pre>
        current_state<=next_state;</pre>
always @(*)
   case (current_state)
        start:
            a=7'b00000000;
            b=7'b00000000;
            op=0;
            next_state=one;
        one:
            a=7'b00000000;
            b=7'b1111111;
            op=0;
            next_state=two;
        two:
            a=7'b1101101;
            b=7'b1111111;
            op=1;
            next_state=three;
        three:
            a=7'b1101101;
            b=7'b0100110;
            op=0;
            next_state=finish;
        finish:
            a=7'b00000000;
            b=7'b0000000;
            op=0;
```

### **RTL Timing Diagram:**

Check List: Have you added all the timing diagrams of ALU\_TESTBENCH, CONTROLLER\_TESTBENCH, TOP\_TESTBENCH?

NB: Failing to add any required info will cause point penalty (1-2 Marks)




RTL Synthesis (130nm Skywater PDK with OpenLane toolchain):


NB: Failing to add any required info will cause point penalty (1-2 Mar	rks)
<b>Check List:</b> Have you added <i>RTL</i> synthesis summary, <i>RTL</i> synthesized design figure and Standard cell usage in synthesized design?	YES

RTL synthesis summary

```
120. Printing statistics.
=== Top ===
Number of wires:
Number of wire bits:
                                     53
                                    135
Number of public wires:
                                     26
Number of public wire bits:
                                    108
Number of ports:
                                      5
Number of port bits:
                                     11
Number of memories:
                                      0
Number of memory bits:
                                      0
                                      0
Number of processes:
                                     42
Number of cells:
$_ANDNOT_
                                   14
4
3
2
5
3
4
$ DFF P
$_MUX
$_NOR_
$ NOT
$_ORNOT_
$ OR
$_XOR
$scopeinfo
```

# RTL synthesized design figure:





#### Standard cell usage in synthesized design

```
runs/RUN 2025-06-01 11-58-51/52-odb-cellfrequencytables/odb-
ells by Master
Cell
                                                                                                  Count
 sky130 ef sc hd
                                                                                                  33
                          decap 12
 sky130 fd sc hd
                          a21o 1
                                                                                                  1
3
1
1
7
3
3
2
2
5
5
5
4
3
15
sky130_fd_sc_hd
sky130_fd_sc_hd
                          and2b_1
and3b_1
sky130 fd sc hd
                          buf_1
sky130_fd_sc_hd
sky130_fd_sc_hd
sky130_fd_sc_hd
sky130_fd_sc_hd
                          buf
                                2
                          clkbuf
                          clkbuf 16
sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
                          conb 1
                          decap 3
                          decap 4
sky130_fd_sc_hd
sky130_fd_sc_hd
sky130_fd_sc_hd
                          decap 6
                          decap 8
                          dfxtp 1
                          dlygate4sd3_1
 sky130 fd sc hd
sky130_fd_sc_hd
sky130_fd_sc_hd
                          fill_1
fill_2
                                                                                                  4
                                                                                                  2
12
 sky130 fd sc hd
                          or2 \overline{1}
 sky130_fd_sc_hd
                          tapvpwrvgnd_1
  Cell Function
                                                                                                   Count
                                                                                                   33
  sky130 ef sc hd
                            decap
  sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
                                                                                                   1
                            a21o
                                                                                                   3
1
8
                            and2b
                            and3b
  sky130 fd sc hd
                            buf
                                                                                                   6
  sky130 fd sc hd
                            clkbuf
  sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
                                                                                                   2
43
                            conb
                            decap
                                                                                                   4
                            dfxtp
  sky130 fd sc hd
                            dlygate4sd3
                                                                                                   19
  sky130 fd sc hd
                            fill
  sky130_fd_sc_hd
                                                                                                   2
                            or2
                                                                                                   12
  sky130 fd sc hd
                            tapvpwrvgnd
Cells by SCL
  SCL
                                                                                       Count
  sky130 ef sc hd
                                                                                       33
  sky130_fd_sc_hd
                                                                                       104
Buffers by Cell Master
  Buffer
                                                                                                     Count
  sky130 fd sc hd
                                                                                                     7
3
3
  sky130 fd sc hd
                            buf 2
  sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
sky130_fd_sc_hd_
                            clkbuf_1
                            _clkbuf_16
_dlygate4sd3_1
                                                                                                     3
```

#### RTL Floorplan (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Floorplan info?	YES
NB: Failing to add any required info will cause point penalty (1-2 Mar	rks)

```
INFO] Extracting DIE AREA and CORE AREA from the floorplan
 INFO] Floorplanned on a die area of 0.0 0.0 50.0 50.0 (\mum).
[INFO] Floorplanned on a die area of 0.0 0.0 30.0 30.0 (µm).

[INFO] Floorplanned on a core area of 5.52 10.88 44.16 38.08 (µm).

Writing metric design_die_bbox: 0.0 0.0 50.0 50.0

Writing metric design_core_bbox: 5.52 10.88 44.16 38.08

Setting global connections for newly added cells...
 INFO] Setting global connections...
Jpdating metrics...
Cell type report:
                                                                  Count
                                                                                      Area
  Buffer
                                                                        3
                                                                                    13.76
  Sequential cell
                                                                        4
                                                                                    85.08
  Multi-Input combinational cell
                                                                        g
                                                                                    65.06
                                                                       16
                                                                                   163.91
  Total
```

### RTL Power Analysis (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Power Analysis info?	YES
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

```
6-01 11-58-51/54-openroad-stapostpnr/nom tt 025C 1v80/power.rpt
report power
Group
                         Internal
                                     Switching
                                                     Leakage
                                                                    Total
                            Power
                                       Power
                                                       Power
                                                                    Power (Watts)
              6.717540e-06 1.757943e-07 3.312726e-11 6.893367e-06 1.026952e-06 1.635777e-06 1.062416e-10 2.662835e-06 2.030187e-05 3.843450e-06 1.762912e-10 2.414550e-05
Sequential
                                                                            20.5%
Combinational
                                                                            7.9%
Clock
                                                                            71.6%
                     0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
Macro
                                                                             0.0%
                     0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
Pad
                                                                             0.0%
                     2.804637e-05 5.655021e-06 3.156601e-10 3.370170e-05 100.0%
Total
                            83.2%
                                         16.8%
```

Check List: Have you added the GDS Layout figure?

YES

NB: Failing to add any required info will cause point penalty (1-2 Marks)



# Heatmap (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the heatmap?	YES
---	-----

NB: Failing to add any required info will cause point penalty (1-2 Marks)

