

DSP in VLSI Design

Homework (VI)

Folding Reference Answer

Deadline: April 13

1. Consider the 6-tap FIR filter

$$y(n) = \sum_{i=0}^5 h_i x(n-i)$$

implemented using data-broadcast form shown in the following figure. This filter $S_0=\{MA5, MA4\}$, $S_1=\{MA3, MA2\}$, $S_2=\{MA1, MA0\}$.

(a) Design the folded architecture.

(b) Construct a schedule corresponding to the folded architecture and verify that the folded architecture generated the desired filter output samples.




Fig. 1


(a)

Folding Set: $S_0=\{MA5, MA4\}$, $S_1=\{MA3, MA2\}$, $S_2=\{MA1, MA0\}$

Folding Equations:

$D_F(U \rightarrow V)$	$N * We - Pu + v - u$
$D_F(5 \rightarrow 4)$	$2 * 1 - 1 + 1 - 0 = 2$
$D_F(4 \rightarrow 3)$	$2 * 1 - 1 + 0 - 1 = 0$
$D_F(3 \rightarrow 2)$	$2 * 1 - 1 + 1 - 0 = 2$
$D_F(2 \rightarrow 1)$	$2 * 1 - 1 + 0 - 1 = 0$
$D_F(1 \rightarrow 0)$	$2 * 1 - 1 + 1 - 0 = 2$

Folded architecture:



(OR)

Folding Set: $S_0=\{MA_5, MA_4\}$, $S_1=\{MA_3, MA_2\}$, $S_2=\{MA_1, MA_0\}$


Folding Equations:

$D_F(U \rightarrow V)$	$N * We - Pu + v - u$
$D_F(5 \rightarrow 4)$	$2 * 1 - 1 + 1 - 0 = 2$
$D_F(4 \rightarrow 3)$	$2 * 1 - 1 + 0 - 1 = 0$
$D_F(3 \rightarrow 2)$	$2 * 1 - 1 + 1 - 0 = 2$
$D_F(2 \rightarrow 1)$	$2 * 1 - 1 + 0 - 1 = 0$
$D_F(1 \rightarrow 0)$	$2 * 1 - 1 + 1 - 0 = 2$

Lifetime Table:

MA	$u + Pu$	$u + Pu + \text{Max}(D_F(U \rightarrow V))$
5	1	3
4	2	3
3	1	3
2	2	3
1	1	2
0	2	2


Lifetime Chart:



Forward-backward Register Allocation:

	IN1/IN2/IN3	R1/R2/R3	OUT1/OUT2/OUT3
0			
1	MA_5, MA_3, MA_1	MA_5, MA_3, MA_1	MA_4, MA_2, MA_0
2	MA_4, MA_2, MA_0	MA_5, MA_3, MA_1	MA_5, MA_3, MA_1
3			

Folded architecture:



(b) Schedule

time	$x(n)$	①	②	③	④	⑤	⑥	⑦	⑧	⑨	OUT
0	$x(0)$	0									
1	$x(0)$		S_{50}								
2	$x(1)$	0	S_{40}	S_{50}							
3	$x(1)$	$h_5 x(0) = S_{50}$	S_{51}	S_{50}							
4	$x(2)$	0	$h_4 x(1) + h_5 x(0) = S_{50-41}$	S_{51}	S_{50-41}						
5	$x(2)$	$h_5 x(1) = S_{51}$	S_{52}	S_{51}	$S_{50-41-32}$						
6	$x(3)$	0	S_{51-42}	S_{52}	S_{51-42}	$S_{50-41-32}$					
7	$x(3)$	$h_5 x(2) = S_{52}$	S_{53}	S_{52}	$S_{50-41-32}$	$S_{51-42-33}$	$S_{50-41-32}$				
8	$x(4)$	0	S_{52-43}			$S_{50-41-32-23}$	$S_{50-41-32-23}$				
9	$x(4)$						$S_{50-41-32-23-14}$				
10	$x(5)$						$S_{51-42-33-24}$			$S_{50-41-32-23-14}$	
11	$x(5)$						$S_{50-41-32-23-14}$	$S_{51-42-33-24-15}$	$S_{50-41-32-23-14}$		
12	$x(6)$							$S_{50-41-32-23-14-05}$	$S_{51-42-33-24-15}$		
13	$x(6)$									$S_{50-41-32-23-14-05}$	
14	$x(7)$										$S_{51-42-33-24-15-06}$
15	$x(7)$										$S_{51-42-33-24-15-06}$

The output of the folded architecture is the same as the output of original FIR filter but slow by 2.

2. Consider the 4-bit carry propagation adder (CPA) shown in the following figure. Now, we want to derive its bit-serial architecture by using folding technique.

- Derive the folding set.
- Design the folded architecture.
- Construct the schedule to show the architecture can do the same operation as CPA.
- Similarly, use the same method to derive 2-digit-serial architecture with the folding set, folded architecture, and schedule.





Fig. 2

(a) Folding Set: {FA0, FA1, FA2, FA3}

$D_F(U \rightarrow V)$	$N * W_e - P_u + v - u$
$D_F(0 \rightarrow 1)$	$4 * 0 - 1 + 1 - 0 = 0$
$D_F(1 \rightarrow 2)$	$4 * 0 - 1 + 2 - 1 = 0$
$D_F(2 \rightarrow 3)$	$4 * 0 - 1 + 3 - 2 = 0$

(b) Folded Architecture:




(c) Schedule:

time	①	②	③	④	⑤	⑥
0	A0	B0			0	
1	A1	B1	S0	C0	C0	
2	A2	B2	S1	C1	C1	
3	A3	B3	S2	C2	C2	
4			S3	C3	0	C3

(d) Folding Set: {FA0-FA1, FA2-FA3}

$$\frac{D_F(U \rightarrow V) \quad N * We - Pu + v - u}{D_F(01 \rightarrow 23) \quad 2 * 0 - 1 + 1 - 0 = 0}$$

Folded Architecture:



Schedule:

time	①	②	③	④	⑤	⑥	⑦	⑧	⑨
0	A0	B0	A1	B1	0			0	
1	A2	B2	A3	B3	S0	S1	C1	C1	
2	A2	B2	S1	C1	S2	S3	C3	0	C3

(OR) Folding Set: {FA0, FA2}, {FA1, FA3}

$$\frac{D_F(U \rightarrow V) \quad N * We - Pu + v - u}{\begin{array}{l} D_F(0 \rightarrow 1) \quad 2 * 0 - 0 + 0 - 0 = 0 \\ D_F(1 \rightarrow 2) \quad 2 * 0 - 1 + 1 - 0 = 0 \\ D_F(2 \rightarrow 3) \quad 2 * 0 - 0 + 1 - 1 = 0 \end{array}}$$

