

**Name- Ashakuzzaman Odree**  
**Id-20301268**  
**Section-06**  
**Serial number-26**  
**Lab-4**

**#Task-2**


```
module lab(Clock, Reset, w, z,y,Y);
input Clock, Reset, w;
output reg z;
output reg [1:0] y,Y;
parameter [1:0] A = 0, B = 1, C = 2;

always @(posedge Clock, posedge Reset)
begin
if (Reset == 1)
begin
y = 0;
Y=0;
z=0;
end
else
begin
y=Y;
case(y)
A: if (w)
begin
Y= A;
z=0;
end
else
begin
Y= B;
z=0;
end
end
end
end
```

```
end
B: if (w)
begin
Y= C;
z=0;
end
else
begin
Y= B;
z=0;
end
C: if (w)
begin

Y= A;
z=0;
end
else
begin
Y= B;
z=1;
end
default: Y = 2'bxx;
endcase
end

end
endmodule
```



**Problem 2:**

Suppose that we wish to design a **Mealy** type Finite State Machine (**FSM**) that meets the following specification:

- The FSM has one input  $w$ , and one output  $z$ .
- All changes in the FSM occur on the positive edge of a clock signal.
- The FSM has reset functionality.
- FSM will generate  $z = 1$  at the instant the input values of  $w$  has the pattern:

$\Rightarrow 010$

[Overlapping of the input patterns should be detected]

