

Name- Ashakuzzaman Odree
Id-20301268
Section-06
Serial number-26
Lab-5

#Task-1

```
module lab(cash_in,clock, reset, cash_return,is_purchased);
input clock,reset;
input [1:0] cash_in;
output reg is_purchased;
output reg [1:0] cash_return;
reg present_state, next_state;
parameter s0=0,
s1=1,
tk_0 = 2'b00,
tk_20 = 2'b01,
tk_50 = 2'b10,
tk_10 = 2'b10,
tk_40 = 2'b11;
always @(posedge clock)
if (reset)
begin


present_state= s0;
next_state=s0;
end
else
begin
present_state=next_state;
case (present_state)
s0: if (cash_in == tk_0)
begin
next_state =s0;
```

```
is_purchased =0;
cash_return= tk_0;
end
else if (cash_in == tk_20)
begin
next_state =s1;
is_purchased =0;
cash_return= tk_0;
end
```

```
else if (cash_in == tk_50)
begin
next_state =s0;
is_purchased =1;
cash_return= tk_20;
end
s1: if (cash_in == tk_0)
begin
next_state =s0;
is_purchased =0;
cash_return= tk_20;
end
else if (cash_in == tk_20)
begin
next_state =s0;
is_purchased =1;
cash_return= tk_10;
end
else if (cash_in == tk_50)
begin
next_state =s0;
is_purchased =1;
cash_return= tk_40;
end
```

```
endcase
end
```

endmodule



Name : Ashakuzzaman Odheer

ID : 20301268

serial : 26

0 tk → 00
20 tk → 01
50 tk → 10
10 tk → 10
40 tk → 11

Problem 1:

You have to design a vending machine in Quartus for a 30 Tk product. User's money, returned money by the machine, and product bought condition is represented as cash_in (2-bit input), chg (output), and buy (1-bit output) respectively.


The vending machine can only accept three inputs: Tk 0 (cash_in = 00), Tk 20 (cash_in = 01), and Tk 50 (cash_in = 10). Once an acceptable input is more than or equal to 30 Tk, the machine immediately generates an output (buy=1), goes back to the initial state, and gives back the change (if required).

Requirements:

- Draw the state diagram.
- Write the Verilog code.
- Run the simulation, and verify your answer.

Hint:

- from 20 to 30 ns, provide 20tk and
- from 30 to 40 ns, provide 50tk and



Problem 2:

Suppose that we wish to design a **Mealy** type Finite State Machine (FSM) that meets the