
EE312 Group Project

Name: DAMERA ASHAN RAJ


Roll No: 190102022

Group -5

- > DAMERA ASHAN RAJ-190102022
- ➤ DESABOINA HEMAKRISHNA 190102023
- ➤ DHANAVATH BASKER 190102024
- ➤ DIBYA DARSHNEY 190102025
- 1. Verilog Code For FPU and ALU and Main file have been submitted through ZIP Folder.
- 2. Schematic:




3. Behavioral Simulation Output Form:




4. Synthesis Report:


• Utilisation Summary:




Power Summary:




5. Timing Summary



6. Schematic Diagram:




7. Post synthesis functional simulation output waveform




8. Implementation report


• Utilization summary:



• Power summary:



• Timing report:



9. Post implementation functional simulation output waveform

