


Synopsys Design Compiler Quick Start

M.Sc. Sarath Kundumattathil Mohanan Room: S3|06/345a

Email: sarath.mohanan@ies.tu-darmstadt.de



Synthesis Overview



```
module IADD
  (input wire [31:0] OP_A_I,
   input wire [31:0] OP_B_I,
   output wire [31:0] RESULT_O);
  assign RESULT_O = OP_A_I + OP_B_I;
endmodule
```

RTL Code

```
XOR2XD1BWP12TLVT U44 ( .A1(n29), .A2(n28), .Z(n32) );
                     .Al(nl8), .A2(RSOP 18 Cl DATAL 8), .Z(n36) );
AN2D1BWP12TLVT U45
                     .A1(n30), .A2(r plus[8]), .Z(n35));
AN2D1BWP12TLVT U46
                     .Al(n18), .A2(RSOP 18 C1 DATA1 7), .Z(n40) );
AN2D1BWP12TLVT U47
                     .A1(n30), .A2(r plus[7]), .Z(n39));
AN2D1BWP12TLVT U48
                     .Al(n18), .A2(RSOP 18 C1 DATA1 6), .Z(n44) );
AN2D1BWP12TLVT U49
                     .Al(n30), .A2(r plus[6]), .Z(n43));
AN2D1BWP12TLVT U50
                     .Al(n18), .A2(RSOP 18 C1 DATA1 5), .Z(n48) );
AN2D1BWP12TLVT U51
                     .Al(n30), .A2(r_plus[5]), .Z(n47) );
AN2D1BWP12TLVT U52
                     .Al(n18), .A2(RSOP 18 C1 DATA1 4), .Z(n52) );
AN2D1BWP12TLVT U53
                     .Al(n30), .A2(r plus[4]), .Z(n51) );
AN2D1BWP12TLVT U54
                     .Al(n18), .A2(RSOP 18 C1 DATA1 3), .Z(n56) );
AN2D1BWP12TLVT U55
```

Gate Level Netlist

Step 1 – Loading the Design



Desing Compiler/Desing Vision should be launched from the syn directory of your project	cd ~/HDL_Lab/syn
Open a terminal and start the compiler	module load syn design_vision
Load the technology libraries	Run script in design vision (File -> Execute Script) <i>setup.tcl</i>
Create the project setup	project_setup.tcl
Load the RTL codes and elaboarte into library WORK	load_design.tcl

Step 2 – Applying Constraints



Maximum clock frequency constraint is applied now	constraints.tcl
Check Timing and Connectivity issues	check.tcl

Look at the log output pane in GUI. Check_timing should return a '1' to indicate that timing constraints have not created any problems.

Similary check_design should return '1' for connectivity checks.

Step 3 – Run Synthesis



Compile the design and write the	compile.tcl
gate level netlist	

The design is synthesised into gate level netlist at this step generating a single verilog netlist for the whole design.

The associated timing information is also saved as a .sdc file.

Step 4 – Save Data



All the reports are generated	report.tcl

The various paramters of the design like power consumption, area occupied, timing information etc. are saved into different report files.



If you do not have any questions, let's move to the labs!