


Decoders

Decoders

- Digital information represented in some binary form must be converted into some alternate binary form
- A Decoder is a combinational circuit that converts binary information from n coded inputs to a maximum 2^n coded outputs
→ n -to- 2^n -line decoder
- n -to- m decoder, $m \leq 2^n$
- Only one of the 2^n output lines responds to a given input combination of values on its n -input lines

Decoders (cont.)


- Examples:
 - 2-to-4 decoder, where $n=2$ and $m=4$
 - BCD-to-7-segment decoder, where $n=4$ and $m=10$



1-to-2 Decoder

A	D₀	D₁
0	1	0
1	0	1

(a)




(b)

2-to-4 Decoder using AND (Active High Decoder)

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)



(b)

2-to-4 Decoder using NAND (Active Low Decoder)


<i>a</i>	<i>b</i>	<i>D</i> ₀	<i>D</i> ₁	<i>D</i> ₂	<i>D</i> ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

$$D_0 = (a'b')' = a + b = M_0$$


$$D_1 = (a'b)' = a + b' = M_1$$

$$D_2 = (ab')' = a' + b = M_2$$


$$D_3 = (ab)' = a' + b' = M_3$$



2-to-4 Decoder using AND with Enable Input



Logic Diagram




Symbol

Inputs			Outputs			
E	x_1	x_0	z_0	z_1	z_2	z_3
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Truth Table

Decoders with Enable Inputs


- When disabled, all outputs of the decoder can either be at logic-0 or logic-1
- Enable input provides the decoder with additional flexibility




If $E = 1, x_0 = 0, x_1 = 0$
then data appears on
line z_0 .

- Enable inputs are useful when constructing larger decoders from smaller decoders

3-to-8 Decoder using AND (cont.)



Logic Diagram




Symbol

Inputs			Outputs							
x_2	x_1	x_0	z_0	z_1	z_2	z_3	z_4	z_5	z_6	z_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Truth Table

3-to-8 Decoder using NAND (cont.)



Logic Diagram

3-to-8 DEC	
0	$z_0 = \overline{x_2}\overline{x_1}\overline{x_0} = x_2 + x_1 + x_0 = M_0$
1	$z_1 = \overline{x_2}\overline{x_1}x_0 = x_2 + x_1 + \overline{x_0} = M_1$
2	$z_2 = \overline{x_2}\overline{x_1}\overline{x_0} = x_2 + \overline{x_1} + x_0 = M_2$
3	$z_3 = \overline{x_2}\overline{x_1}x_0 = x_2 + \overline{x_1} + \overline{x_0} = M_3$
4	$z_4 = \overline{x_2}x_1\overline{x_0} = \overline{x_2} + x_1 + x_0 = M_4$
5	$z_5 = \overline{x_2}x_1x_0 = \overline{x_2} + x_1 + \overline{x_0} = M_5$
6	$z_6 = \overline{x_2}x_1\overline{x_0} = \overline{x_2} + \overline{x_1} + x_0 = M_6$
7	$z_7 = \overline{x_2}x_1x_0 = \overline{x_2} + \overline{x_1} + \overline{x_0} = M_7$

Symbol


Inputs			Outputs							
x_2	x_1	x_0	z_0	z_1	z_2	z_3	z_4	z_5	z_6	z_7
0	0	0	0	1	1	1	1	1	1	1
0	0	1	1	0	1	1	1	1	1	1
0	1	0	1	1	0	1	1	1	1	1
0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	1	0	1	1	1
1	0	1	1	1	1	1	1	0	1	1
1	1	0	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	0

Truth Table

Implementing Boolean Functions using Decoders

- Any combinational circuit can be constructed using decoders! Why?
 - An n -to- 2^n line decoder is a minterm/maxterm generator
 - By using or/nor/and-gates in conjunction with an n -to- 2^n line decoder, realizations of Boolean functions are possible
- Here is an example:
 - Implement a full adder circuit with a decoder
 - Recall full adder equations, and let X , Y , and Z be the inputs:
 - $S(X,Y,Z) = \sum m(1,2,4,7)$
 - $C(X,Y,Z) = \sum m(3,5,6,7)$
 - Since there are 3 inputs and a total of 8 minterms, we need a 3-to-8 decoder

Implementing a Full Adder Using a Decoder



Implementing Boolean Functions using Decoders (cont.)




Figure 5.19 Realization of the Boolean expressions $f_1(x_2, x_1, x_0) = \sum m(1, 2, 4, 5)$ and $f_2(x_2, x_1, x_0) = \sum m(1, 5, 7)$ with a 3-to-8-

Implementing Boolean Functions using Decoders (cont.)




Figure 5.20 Realization of the Boolean expressions $f_1(x_2, x_1, x_0) = \sum m(0, 1, 3, 4, 5, 6) = \overline{\sum m(2, 7)}$ and $f_2(x_2, x_1, x_0) = \sum m(1, 2, 3, 4, 6) = \overline{\sum m(0, 5, 7)}$ with a 3-to-8-line decoder and two nor-gates.


$$f_1(x_2, x_1, x_0) = \sum m(0, 1, 3, 4, 5, 6)$$

$$f_1'(x_2, x_1, x_0) = \sum m(2, 7) \rightarrow f_1(x_2, x_1, x_0) = \overline{\sum m(2, 7)}$$

$$f_2(x_2, x_1, x_0) = \sum m(1, 2, 3, 4, 6)$$

$$f_2'(x_2, x_1, x_0) = \sum m(0, 5, 7) \rightarrow f_2(x_2, x_1, x_0) = \overline{\sum m(0, 5, 7)}$$

Implementing Boolean Functions using Decoders (cont.)



$$f_1 = \sum_m(0,2,6,7) = \Pi_M(1,3,4,5)$$

$$f_2 = \sum m(3,5,6,7) = \Pi_M(0,1,2,4)$$

Constructing Larger Decoders

- Enable inputs are useful when constructing larger decoders from smaller decoders




Figure 5.29 A 4-to-16-line decoder constructed from 2-to-4-line decoders.