
CSE 202: DIGITAL LOGIC DESIGN

Credit Hours: 3

Contact Hours: 3

Grading: As per UET Statues

1. COURSE OUTLINE

Digital vs Analog, Binary digits, Logic levels and digital waveforms, Logic operation and functions, Switches and relays, Fundamental logic gates, Boolean Algebra and logic simplification, Fundamental theorems of Boolean Algebra, Truth tables, Karnaugh Map, SOP and POS minimization, Combinational circuits, Number systems, operations and codes, Design of various logic functions, e.g. Adders, Comparators, Encoders/Decoders, Mux/DeMux, BCD-to-7-Segment Decoder, Implementation of combinational circuits using discrete chips and programmable logic devices, i.e. ROMs/PLAs, Speed and delays in logic circuits, Sequential circuits, Latches, Flip-Flops and their applications, 555 Timer, Sequential circuit applications, Asynchronous and synchronous counters, UP/DN counters, Shift registers, Semiconductor memories, RAM, ROM, PROM and EEPROM, Flash memories, Design of a simple processor.

2. WEEKLY PLAN

Week	Contents
Week 1	<ol style="list-style-type: none">1. Digital vs. Analog2. Binary Logic, Digital Logic Gates, and Digital Waveforms3. Number Systems4. Binary Codes
Week 2	<ol style="list-style-type: none">1. Boolean Algebra2. Fundamental Theorems of Boolean Algebra
Week 3	<ol style="list-style-type: none">1. Digital Design Procedure<ol style="list-style-type: none">i. Problem Statementii. Input-Output Relationship2. Boolean Functions<ol style="list-style-type: none">i. Truth Tablesii. Boolean Expressioniii. Canonical Formiv. Standard Form
Week 4	<ol style="list-style-type: none">1. Simplification Techniques<ol style="list-style-type: none">i. Iterative Methodii. Karnaugh Map
Week 5	<ol style="list-style-type: none">1. Common Logic Circuits Design Examples-I<ol style="list-style-type: none">i. Code Converters (BCD-to-Excess-3, BCD-to-7-segment)ii. Odd-Prime Detectoriii. Magnitude Comparatoriv. Parity Generator and Checker

Week 6	<ol style="list-style-type: none"> Common Logic Circuits Design Examples-II <ol style="list-style-type: none"> Adders Subtractors Encoders Decoders Implementation of Logic Circuits using Decoders
Week 7	<ol style="list-style-type: none"> Multiplexers Demultiplexers Implementation of Logic Circuits using Multiplexers
Week 8	<ol style="list-style-type: none"> Concept of Memory <ol style="list-style-type: none"> Read Only Memories (ROMs) Programmable Logic Arrays (PLAs) Implementation of combinational circuits using discrete chips and programmable logic devices, i.e. ROMs/PLAs
	Midterm Examination
Week 9	<ol style="list-style-type: none"> Sequential circuits Latches
Week 10	<ol style="list-style-type: none"> Flip-Flops and their applications <ol style="list-style-type: none"> SR Flip-Flop D Flip-Flop JK Flip-Flop T Flip-Flop
Week 11	<ol style="list-style-type: none"> Edge Triggered vs. Level Sensitive <ol style="list-style-type: none"> JK Flip-Flop Master Slave Flip-Flop Sequential circuit applications <ol style="list-style-type: none"> 1-bit Random Access Memory
Week 12	<ol style="list-style-type: none"> Registers <ol style="list-style-type: none"> Buffer Registers Shift Registers Parallel to Serial Converters Serial to Parallel Converters
Week 13	<ol style="list-style-type: none"> Design Procedure of Asynchronous/Ripple Counters <ol style="list-style-type: none"> Up Counters Down Counters Up-Down Counters Controlled Counters Modulus Counters Presettable Counters
Week 14	<ol style="list-style-type: none"> Design Procedure of Synchronous Counters Ring Counters
Week 15	<ol style="list-style-type: none"> Hardware design of a simple Computer involving the following units <ol style="list-style-type: none"> Program Counter Memory Address Register Random Access Memory

	iv. Instruction Register v. Arithmetic Logic Unit vi. Temporary Registers vii. Controller Sequencer viii. Introduction to Assembly Language Programming using the Instruction Set of a Simple Microprocessor leading to 8085 ix. Timing States & Instruction/Program Execution Time
Week 16	Course Revision
	Finalterm Examination

3. CLOs AND ITS MAPPING WITH PLOs

CLO #	CLO	Level of Learning	PLOs
CLO-1	Understand different number systems, binary addition and subtraction, 1's and 2's complement representation, addition and subtraction with these representations, Boolean algebra theorems and their applications to combinational logic circuits	Cog-3 (Application)	PLO-1 (Engineering Knowledge)
CLO-2	Translate descriptions of logical problems to digital logic circuits and define the Karnaugh map to perform an algorithmic reduction of logic circuits	Cog-4 (Analysis)	PLO-2 (Problem Analysis)
CLO-3	Design and understand the following combinational and sequential circuits: adders, subtractors, encoders, decoders, multiplexers, (de)multiplexers, parity generators, comparators, ROMs, PLAs, latches, flip-flops, counters, and shift registers; and to perform simple projects with them	Cog-5 (Synthesis)	PLO-3 (Design/Development of Solutions)
CLO-4	Integrate simple combinational and sequential circuits into a fairly large-scale system to meet specified requirements	Cog-5 (Synthesis)	PLO-3 (Design/Development of Solutions)

4. CLOs ASSESSMENT MECHANISIM

Course Assessment Tools	CLOs			
	CLO-1	CLO-2	CLO-3	CLO-4
Assignments	✓	✓	✓	✓
Quizzes	✓	✓	✓	✓
Class participation	✓	✓	✓	✓
Midterm examination	✓	✓	✓	
Finalterm examination		✓	✓	✓

5. RESOURCES

- TEXT BOOKS
 - Digital Logic Design by Morris Mano
 - Digital Computer Electronics by Malvino & Brown
- REFERENCE BOOKS
 - Digital Fundamentals by Thomas L. Floyd