

# Final-term paper

## Digital logic & Computer Design

Name : ASHFAQ AHMAD

Reg No: 19PWCSE1795

Section : B

Date: 10-03-2021

— xx — xx — xv

Name: ASHFAQ AHMAD  
Reg No: 19PWCSE1795

page (2)

S M T W T F S

Date: .....

## Problem No - (1) (Decoder & Encoder)

x x x x x x

Part → 1(a)

$$D_2 = \bar{A} \bar{B} \bar{C}$$

$$D_6 = \bar{A} B C$$

$$D_7 = A B C$$


x x x x x x

Part → 1(b)

Truth table

Inputs		Outputs				decimal
B	A	W	x	y	z	
0	0	0	0	0	0	0
0	1	0	0	0	1	1
1	0	0	1	0	0	4
1	1	1	0	0	1	9

Circuit:




x x x x x x

Castelli


# Part → 1(c)

~~Binary Encoder~~

4x16 decoder using 2x4



DCBA = 0000



x x x ————— x x ————— x x —————



## Part → 1(d)

### Priority Encoder:


→ it is Combinational circuit that compresses multiple binary inputs into smaller no. of outputs

→ In normal Encoder only one input active at a time. if there is more than one active at a time then we use Priority Encoder.

→ In P/E only one input having high subscript will have output

→ eg: if  $A_2$  &  $A_3$  both active at a time  $A_3$  will give output.

### 4x2 Priority Encoder



### D/f b/w Priority & regular Encoder:

→ In case of Priority Encoder only one input can be active at a time.

P 1 T 1 0

S M T W T F S

Date: .....

→ While In case of regular Encoder only one input will be active at a time.

xx ————— xx ————— xx —————


## Problem : (2)

### (Mux & de-mux)

— xx — xx — xx — x

Part → 2(a)

8x1 MUX using 2(4x1) and one 2x1 mux.



xx — xx — x — xx —

S M T W T F S

Date: .....

Part  $\rightarrow$  2(b)

Given

$$F(A, B, C) = \sum m(1, 4, 6, 7)$$

Sol

T. Table

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

As no. of inputs = 3  
So

$$\text{Selection lines} = n - 1$$

$$= 3 - 1$$

$$\text{Selection lines} = 2$$

So we will use  $2 \times 1$  mux

$\rightarrow$  B and C will be Selection lines and A will be consider as inputs.

Now we will make implementation table for A


P P T P 0

Castelli



	$I_0$	$I_1$	$I_2$	$I_3$	→ Inputs of mux
$A'$	0	1	2	3	
$A$	4	5	6	7	
	$A$	$A'$	$A$	$A$	these are new inputs of mux.

## Circuit Diagram:



xx ——— xx ——— xx ———

## Part → 2(c)

→ 1x4 De-Mux Using gates,

## T. Table

Inputs = 1  
Selection lines = 2  
Outputs = 4

I	$S_1$	$S_0$	$D_0$	$D_1$	$D_2$	$D_3$
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Name: ASHFAQ AHMAD  
Reg No: 19PWCE1795

Page 18

S M T W T F S

Date:.....

→ Expressions

$$D_0 = I \bar{S}_0 \bar{S}_1$$

$D_0 = \text{LSB}$


$$D_1 = I \bar{S}_1 S_0$$

$D_3 = \text{MSB}$

$$D_2 = I S_1 \bar{S}_0$$

$I = \text{Input}$

$$D_3 = I S_1 S_0$$



if  $EN=0$  circuit will be Disable

if  $EN=1$  circuit will be Enable.

x x x ————— x x ————— x x —————

P φ T φ 0



S M T W T F S

Date:.....

## Problem (3)

### latches & Flip-Flops

#### Part → 3(a)

#### Difference b/w latch & F/F:

- Both are differ from each other on the basis of triggering but same on the basis of functionality.
- Latch is level sensitive while Flip-Flop is Edge sensitive.
- Latches are used in Asynchronous circuits, while Flip-Flops are used in Synchronous circuit.
- Output of latch is change at any time while while output of Flip/Flop change on clock-pulses
- Latch donot need clock while Flip-Flop need a clock
- Latch require less gates while Flip-Flop require more gates
- Latch require less power while Flip-Flop require more power.

Castelli

Name: ASHFAQ AHMAD  
Reg No: 19PWCSE1795


page (10)


S M T W T F S

Date:.....


Part → 3(b)

Sol:

CLK: 

J: 

K: 

Q: 

—xx —xx —xx —xx

The END