No:	Date:						
					10 a	Ma	1333
	NAME: SHAH RAZA	· · ·	112		The	57()	
	REG No: 18 PWCSE1	658		engel Ve	57		12 V
	SECTION: B			_			
	SUBJECT: DSD						
	ASSIGNMENT No: 3				5	Thur.	*\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.
					_		
	Signature: Sazo	>			. 1	1	
	0.00000 6 2 0000		jan -		-	Î 	*
						· · · •	
					à		
		7	L				4
		١.			7	-	1 1 1 1 1
	7	V	~			·	- 4
				_	-		1
			-				1
		es '				25	
		***			. ju		
						1	
					10	1	The same of the sa

No: Date:	
PROBLEM 1:	
Draw the synthesized by the verilog codes.	circuits described
by the verilog codes.	ATRICA NO. 1317
a)	Colo
Solution;	ON SHAME WAR
a b Cin	· · · · · · · · · · · · · · · · · · ·
w1	1
	som
W2	
*	
w3	cout
PW.	
FA.	
d_{ϵ}^{*}	
4	
The state of the s	

No:	Date:					
b) Jo	lutior	10			200	
A - B - C -		82	e	293		Y
	Jution	, <u>, , , , , , , , , , , , , , , , , , </u>	smpl_circ	vit	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
	D- JK	D (DQ	@		
		I)—X			73:1	

No: Date:
PROBLEM 2:
Implement an 8-bit ripple carry adder,
using as building block the 1-bit
using as building block the 1-bit full adder from 1 (a). Use the following
module templete for your top level design:
Solutions
module adder8(A, B, Cin, S, Cout);
input [7:0] A, B;
input Cin;
output [7:0] S;
output cout:
wire (1, C2, C3, C4, C5, C6, C7;
FA fao(A[0], B[0], cin, (1, S[0]);
PA fa1(A[1], B[1], (1, C2, S[1]);
FA fa2(A[2], B[2], C2, (3, S[2]);
FA fa3(A[3], B[3], C3, C4, S[3]);
FA fa4(A[4], B[4], (4, (5, S[4]);
FA fa5(A[5], B[5], C5, C6, S[5]);
FA fa6(A[6], B[6], C6, C7, S[6]);
FA fa7(A[7],B[7],C7,Cout,S[7]);
endmodule

_No: Date:	
	latcher If no
Ctc. te all 11 AC 1101 have many	lutche\
State why. If yes, how many Can be produced? And by w	Thick atatement (1)?
can be produced? And by	A ANK Division
Aw: Yes, this code produce 2	latches. One
to store the previous value	ar 7 when s=0
to store the previous vacan	al the other to
and y=x is executed. An	<u> </u>
store the previous value of	of g, when see
and Z=x is executed.	Maria .
() After all the problems y	ov find in (a)
are fined, draw the logic of the synthesized hardwar	diagram
to cuptholized hardwar	ve from the
of the squass	Washington .
Corrected code.	Qa Zo
	· · · · · · · · · · · · · · · · · · ·
colutions	1 - 1
1	
XD Q	
S-+->0	
0 0 . 7	
D W	
	•

PROBLEM 58

Below is a whort unippet of verilog code

of a digital functional block. Draw the

logic circuit diagram that is described by


the verilog code.

module M(Q, S, A, B, C);
output Q;
input S, A, B, C;

reg Q;

always @(posedge c) @=(s)?A:B;

endmodule



PROBLEM 7:			
		Raza	
Solution;		The state of the s	, a
module Mux	8to1 (S, IO, I)	1, 72, 73, 74, 75, 76, 77	0
input	[]:2 [o:(]	v ir ac	
input [7:0] TO, T1, T	2, 23, 14, 15, 16, 17	-
Output	[7:0] 0;		
Yeg [73	. —		
	er kir. Historia i ari:	to the second second	
alway:	Q(*)	(4) 21 21 21	
Ċ	use(S)	1	
	316000:		
	3'5001;		
	3'6010:		
		D= I3;	
1, - 1, 5, 1		0 = I4;	
		0 = <u>T5</u> ;	
		0 = I6;	
	3'6111:	: 02 I7;	
C	ndcase		
endmodule	4		
	, (
- 4			
4177. 277. 1	3		

•	
No: Date:	
PROBLEM 8:	
solution;	\$6.20
module Design (C, R, Do,	D1, D2, D3, D4, D5, D6, D7, OUT);
input CaR;	
input [7:07 DO.D1.	D2,D3,D4,D5,D6,D7;
Output [7:0] OUT	
OUDPOUL LIVES	7
wire [3:0] GOU	T:
	
C 31:+ C111	(C.R. GOUT);
<u> </u>	(C, R, C70UT); (C70UT, D0, D1, D2, D3, D4, D5, D6, D7, OUT);
MUX8701	DE DT. OUT):
-	1/03-12-13-2-17
endmodule	
