



**University of Engineering and Technology (UET),
Peshawar, Pakistan**

Lecture 11

CSE-304: Computer Organization and Architecture

BY:

Dr. Muhammad Athar Javed Sethi

Data Dependences

- An instruction j is data dependent on instruction i if either of the following hold;
 - Instruction i produces a result used by instruction j, or
 - Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i.
- If dependent, can't execute in parallel
- Easy to determine for registers (fixed names)
- Hard for memory:
 - Does $100(R4) = 20(R6)$?

Name Dependences

- Name dependence occurs when two instructions use the same register or memory location called a name.
- Types:
 - Anti dependence
 - Occurs between instruction i and instruction j, when instruction j writes a register or memory location that instruction i reads.
 - Output Dependence
 - Occurs between instruction i and instruction j, when instruction i and j write the same register or memory location.
- Solution:
 - Register renaming

Data Hazards

- RAW (Read after Write) Hazard.
 - j tries to read a source before i writes it, so j incorrectly gets the old value.

R2 <- R1 + R3

R4 <- R2 + R3

- WAR (Write after Read) Hazard.
 - j tries to write a destination before it is read by i, so i incorrectly gets the new value.
 - Antidependence.

R4 <- R1 + R5

R5 <- R1 + R2

Data Hazards

- WAW (Write after Write) Hazard.
 - j tries to write an operand before it is written by i. The write end up being performed in wrong order, leaving the value written by i rather than the value written by j in the destination.
 - Output dependence.
R2 <- R4 + R7
R2 <- R1 + R3

Control Dependences

- Another kind of dependence called control dependence
- Example
 - if p1 {S1;};
 - if p2 {S2;};
 - S1 is control dependent on p1 and S2 is control dependent on p2 but not on p1.

Control Dependences

- Two (obvious) constraints on control dependences:
 - An instruction that is control dependent on a branch cannot be moved before the branch so that its execution is no longer controlled by the branch.
 - An instruction that is not control dependent on a branch cannot be moved to after the branch so that its execution is controlled by the branch.

Examples: Control Dependences

- **Example1:**
 - DADDU R2,R3,R4
 - BEQZ R2, L1
 - LW R1, 0(R2)
 - L1: <statements>
- **Example2:**
 - DADDU R1,R2, R3
 - BEQZ R4,L
 - DSUBU R1,R5,R6
 - L: <statements>
 - OR R7,R1,R8

Dynamic Scheduling

HW Schemes: Instruction Parallelism

- In dynamic scheduling, the hardware rearranges the instruction execution to reduce the stalls while maintaining data flow.
- In order instruction issue
- Out of order execution
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions
 1. Issue—decode instructions, check for structural hazards
 2. Read operands—wait until no data hazards, then read operands
- CDC 6600: In order issue, out of order execution, out of order commit (also called completion)

Four Stages of Scoreboard Control

1. Issue—decode instructions & check for structural hazards (ID1)
 - If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure. If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.
2. Read operands—wait until no data hazards, then read operands (ID2)
 - A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit. When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

Four Stages of Scoreboard Control

3. Execution—operate on operands (EX)

- The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

4. Write result—finish execution (WB)

- Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

Three Parts of the Scoreboard

1. Instruction status—which of 4 steps the instruction is in
2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit
 - Busy—Indicates whether the unit is busy or not
 - Op—Operation to perform in the unit (e.g., + or −)
 - Fi—Destination register
 - Fj, Fk—Source-register numbers
 - Qj, Qk—Functional units producing source registers Fj, Fk
 - Rj, Rk—Flags indicating when Fj, Fk are ready
3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

Scoreboard Example

<u>Instruction status</u>				<i>Read</i>	<i>Executing</i>	<i>Write</i>							
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complete</i>	<i>Result</i>							
LD F6	34+	R2											
LD F2	45+	R3											
MULT F0	F2	F4											
SUBD F8	F6	F2											
DIVD F10	F0	F6											
ADDD F6	F8	F2											
<u>Functional unit status</u>				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>			
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>			
	Integer	No											
	Mult1	No											
	Mult2	No											
	Add	No											
	Divide	No											
<u>Register result status</u>													
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>	
	<i>FU</i>												

Scoreboard Example Cycle 1

Instruction status				Read	Executic	Write					
Instruction	<i>j</i>	<i>k</i>	Issue	operand	complet	Result					
LD	F6	34+	R2	1							
LD	F2	45+	R3								
MULT	F0	F2	F4								
SUBD	F8	F6	F2								
DIVD	F10	F0	F6								
ADDD	F6	F8	F2								
Functional unit status					<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>	
	Integer	Yes	Load	F6		R2				Yes	
	Mult1	No									
	Mult2	No									
	Add	No									
	Divide	No									
Register result status											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
1	<i>FU</i>	Integer									

Scoreboard Example Cycle 2

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2		
LD F2	45+	R3				
MULT F0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
2	FU Integer								

- Issue 2nd LD?

Scoreboard Example Cycle 3

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execute	Write Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3			
MULT	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU</i> for <i>j</i> <i>Qj</i>	<i>FU</i> for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
3	FU Integer								

- Issue MULT?

Scoreboard Example Cycle 4

<u>Instruction status</u>				<i>Read Executic Write</i>			
Instruction	<i>j</i>		<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complet</i>	<i>Result</i>
LD F6	34+		R2	1	2	3	4
LD F2	45+		R3				
MULT F0	F2		F4				
SUBD F8	F6		F2				
DIVD F10	F0		F6				
ADDD F6	F8		F2				

<u>Functional unit status</u>		<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>
	Integer	Yes	Load	F6		R2		
	Mult1	No						
	Mult2	No						
	Add	No						
	Divide	No						

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Clock										
4	<i>FU</i>	Integer								

Scoreboard Example Cycle 5

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operand</i>	<i>complet</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULT	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Integer	Yes	Load	F2		R3				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
5		Integer							

Scoreboard Example Cycle 6

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6		
MULT F0	F2	F4	6			
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	Yes	Load	F2		R3				Yes
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	Mult1	Integer							

FU

Scoreboard Example Cycle 7

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	
MULT F0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
No								

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	Mult1	Integer			Add				

- Read multiply operands?

Scoreboard Example Cycle 8a

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

Issue	Read operand	Execution complete	Write Result
1	2	3	4
5	6	7	
6			
7			
8			

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

8

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1	Integer			Add	Divide			

Scoreboard Example Cycle 8b

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

	Read	Execution	Write
Issue	operand	complete	Result
1	2	3	4
5	6	7	8
6			
7			
8			

Functional unit status

Time Name

Integer

Mult1

Mult2

Add

Divide

	Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No	No								
Yes	Mult	F0	F2	F4				Yes	Yes
No									
Yes	Sub	F8	F6	F2				Yes	Yes
Yes	Div	F10	F0	F6	Mult1			No	Yes

Register result status

Clock

8

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1				Add	Divide			

Scoreboard Example Cycle 9

Instruction status				Read Execu Write			
Instruction	j	k		Issue	operat	compl	Result
LD F6 34+ R2				1	2	3	4
LD F2 45+ R3				5	6	7	8
MUL F0 F2 F4				6	9		
SUB F8 F6 F2				7	9		
DIV F10 F0 F6				8			
ADD F6 F8 F2							

Functional unit status			dest	S1	S2	FU for	FU for	Fj?	Fk?	
Tim	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
10	Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
2	Add	Yes	Sub	F8	F6	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status												
Clock			F0	F2	F4	F6	F8	F10	F12	...	F30	
9	FU		Mult1				Add	Divide				

- Read operands for MULT & SUBD? Issue ADDD?

Scoreboard Example Cycle 11

Instruction status				Read Exec Write			
Instruction	<i>j</i>	<i>k</i>		Issue	operat	compl	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MUL	F0	F2	F4	6	9		
SUB	F8	F6	F2	7	9	11	
DIV	F10	F0	F6	8			
ADD	F6	F8	F2				

Functional unit status			<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for Fj?</i>	<i>Fk?</i>		
<i>Tim</i>	<i>Name</i>	<i>Busy Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No							
8	Mult1	Yes Mult	F0	F2	F4			Yes	Yes
	Mult2	No							
0	Add	Yes Sub	F8	F6	F2			Yes	Yes
	Divide	Yes Div	F10	F0	F6	Mult1		No	Yes

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
11	FU	Mult1				Add	Divide			

Scoreboard Example Cycle 12

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

Functional unit status

Time Name

Integer
7 Mult1
Mult2
Add
Divide

Busy	Op	dest <i>F_i</i>	S1 <i>F_j</i>	S2 <i>F_k</i>	FU for <i>j</i> <i>Q_j</i>	FU for <i>k</i> <i>Q_k</i>	<i>F_j</i> ? <i>R_j</i>	<i>F_k</i> ? <i>R_k</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	FU Mult1				Divide				

- Read operands for DIVD?

Scoreboard Example Cycle 13

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13			

Functional unit status

Time Name

Integer

6 Mult1

Mult2

Add

Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

13

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 14

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14		

Functional unit status

Time Name

Integer
5 Mult1
Mult2
2 Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

14

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 15

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14		

Functional unit status

Time Name

Integer
4 Mult1
Mult2
1 Add
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

15

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 16

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Executi complet	Write Result
LD F6 34+ R2			1	2	3	4
LD F2 45+ R3			5	6	7	8
MULT F0 F2 F4			6	9		
SUBD F8 F6 F2			7	9	11	12
DIVD F10 F0 F6			8			
ADDD F6 F8 F2			13	14	16	

Functional unit status

Time Name

Integer

3 Mult1

Mult2

0 Add

Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

16

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 18

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

Functional unit status

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
	Integer	No								
1	Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
18	Mult1			Add		Divide			

Scoreboard Example Cycle 19

<u>Instruction status</u>				<i>Read</i>		<i>Executi</i>		<i>Write</i>				
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operand</i>	<i>complet</i>	<i>Result</i>					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9	19						
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2	13	14	16						
<u>Functional unit status</u>						<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>			<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer			No								
0	Mult1			Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2			No								
	Add			Yes	Add	F6	F8	F2			Yes	Yes
	Divide			Yes	Div	F10	F0	F6	Mult1		No	Yes
<u>Register result status</u>												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
19		<i>FU</i>		Mult1			Add		Divide			

Scoreboard Example Cycle 20

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
1	2	3	4
5	6	7	8
6	9	19	20
7	9	11	12
8			
13	14	16	

Functional unit status

Time Name

Integer

Mult1

Mult2

Add

Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

20

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
			Add		Divide			

Scoreboard Example Cycle 21

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21		
ADDD F6	F8	F2	13	14	16	

Functional unit status

Time Name

Integer

Mult1

Mult2

Add

Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

21

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
			Add		Divide			

Scoreboard Example Cycle 22

<u>Instruction status</u>				Read	Executi	Write						
Instruction	<i>j</i>	<i>k</i>		Issue	operand	complet	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16	22					
<u>Functional unit status</u>					<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>	
	<i>Time</i>	<i>Name</i>		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
		Integer		No								
		Mult1		No								
		Mult2		No								
		Add		No								
	40	Divide		Yes	Div	F10	F0	F6			Yes	Yes
<u>Register result status</u>												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
22		<i>FU</i>		Divide								

Scoreboard Example Cycle 61

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complete</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21	61	
ADDD F6	F8	F2	13	14	16	22

Functional unit status

Time Name

Integer

Mult1

Mult2

Add

0 Divide

<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

61

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
					Divide			

Scoreboard Example Cycle 62

<u>Instruction status</u>				<i>Read</i>		<i>Executic</i>		<i>Write</i>				
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operand</i>	<i>complet</i>	<i>Result</i>					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
<u>Functional unit status</u>					<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>	
	<i>Time</i>	<i>Name</i>		<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
		Integer		No								
		Mult1		No								
		Mult2		No								
		Add		No								
	0	Divide		No								
<u>Register result status</u>												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
62		<i>FU</i>										

CDC 6600 Scoreboard

- Limitations of 6600 scoreboard:
 - No forwarding hardware
 - Small number of functional units (structural hazards), especially integer/load store units
 - Do not issue on structural hazards (Prevent WAW hazards)
 - Wait for RAW and WAR hazards