

\*Name: \_\_\_\_\_

\*Registration: \_\_\_\_\_

Department of Computer Systems Engineering  
University of Engineering & Technology Peshawar

Digital System Design  
CSE 308

**Finalterm Examination Spring 2021**

29 July 2021, Duration: 180 Minutes

Start Time: 2:00 PM (Sharp)

End Time: 5:00 PM (Sharp)

**\*\*Exam Rules\*\***

**Please read carefully before proceeding.**


- 1- This exam is open books/notes/Internet.
- 2- It's good to share but sharing books, notes, and other materials during this exam is not permitted.
- 3- Answer all problems.
- 4- Problems will not be interpreted during the exam.

Problem	Score	
1		/15
2		/20
3		/15
Total		/50

**Good Luck!**

**Problem 1. (15 pts.)**

As discussed in the class, it is possible to combine two chips to form a composite memory containing the same number of words but with twice as many bits in each word. Figure below shows the interconnection of two 1Kx16 RAM chips to form a 1Kx32 memory. The 32 input and output data lines are split between the two chips. Both receive the same 10-bit address and the common CS and RW control inputs. (15 pts.)



**FIGURE**  
**Block diagram of 1Kx32 RAM**

In this problem, write a top-level module to combine two 1Kx16 RAM chips (given below) to form a 1Kx32 memory.

```
module RAM1 (addr, CS, RW, idata, odata);
    input CS, RW;
    input [9:0] addr;
    input [15:0] idata;
    output [15:0] odata;
    reg [15:0] d_out;
    reg [15:0] Mem1 [0:1023];

    assign odata = (CS && RW)?d_out:16'bz;

    always @(addr or idata or CS or RW)
        if (CS && !RW)
            Mem1 [addr] = idata;
    always @(addr or CS or RW)
        if (CS && RW)
            d_out = Mem1 [addr];
endmodule
```


```
module RAM2 (addr, CS, RW, idata, odata);
    input CS, RW;
    input [9:0] addr;
    input [15:0] idata;
    output [15:0] odata;
    reg [15:0] d_out;
    reg [15:0] Mem2 [0:1023];

    assign odata = (CS && RW)?d_out:16'bz;

    always @(addr or idata or CS or RW)
        if (CS && !RW)
            Mem2 [addr] = idata;
    always @(addr or CS or RW)
        if (CS && RW)
            d_out = Mem2 [addr];
endmodule
```

**Problem 2. (20 pts.)**

In this problem, design an electronic lock system (**lockSys**, see Figure 1) for a garage door lock. The electronic lock accepts a 4-digit user code input, one digit at a time. If the input code sequence exactly matches 1010, the electronic lock is opened (**openLock** is asserted). If any part of the 4-digit code input sequence is incorrect, the **Alarm** is activated and the user is forced to restart code entry i.e. all backward arcs go back to the initial state if a "wrong" digit is entered. When **openLock** is asserted after the correct code has been entered, the lock stays open. And the lock shuts itself (**openLock** is de-asserted) if the asynchronous input signal **rst** is asserted or a 0/1 is entered after the correct input code sequence until the correct input code is again entered.




**Figure 1. Electronic Lock System (lockSys)**

- (a) Design a Mealy/Moore FSM for **lockSys**. (10 pts.)
- (b) Implement the FSM in (a) in Verilog. (10 pts.)

**Problem 3. (15 pts.)**

Consider the below given circuit based on the single stuck-at fault assumption and answer the questions related to this.



- (a) What is the number of all possible faults? (2 pts.)
- (b) How many checkpoint faults are in the circuit? (3 pts.)
- (c) Write the reduced fault list using the method of fault equivalence reduction. What is the collapse ratio after you perform fault collapsing (based on the equivalent faults you find)? (10 pts.)