CSE-308: Digital System Design

Lecture 2

Description Styles in Verilog

- Two different styles of description:
 - Data flow
 - Continuous assignment
 - 2. Behavioral
 - Procedural assignment
 - * Blocking /
 - * Non-blocking //

assign

DZD-



Data-flow Style: Continuous Assignment

· Identified by the keyword "assign".

assign a = b & c; assign f[2] = c[0];



- · Forms a static binding between
 - The 'net' being assigned on the LHS,
 - The expression on the RHS.
- The assignment is continuously active.
- Almost exclusively used to model combinational logic.

- A Verilog module can contain any number of continuous assignment statements.
- · For an "assign" statement,
 - The expression on RHS may contain both "register" or "net" type variables.
 - The LHS must be of "net" type, typically a "wire".
- Several examples of "assign" illustrated already.

assign b = <expr);




module generate_mux (data, select, out); input [0:7] data; data MUX out input [0:2] select; output out; assign out = data [select]; endmodule out = data[2]; Non-constant index in expression on RHS generates a MUX

module generate_decoder (out, in, select);
input in;
input [0:1] select;
output [0:3] out;

assign out [select] = in;
endmodule

Non-constant index in expression on LHS generates a decoder

FET WEET





©CEI LLT, KGP

assign
$$a = b$$
....

assign $b = c$...

assign $c = a$...

b (2)




Behavioral Style: Procedural Assignment

- The procedural block defines
 - A region of code containing sequential statements.
 - The statements execute in the order they are written.
- Two types of procedural blocks in Verilog

The "always" block

- A continuous loop that never terminates.
- The "initial" block
 - Executed once at the beginning of simulation (used in Test-benches).



Behavioral Style: Procedural Assignment

- The procedural block defines
 - A region of code containing sequential statements.
 - The statements execute in the order they are written.
- Two types of procedural blocks in Verilog

The "always" block

- A continuous loop that never terminates.
- The "initial" block
 - Executed once at the beginning of simulation (used in Test-benches).

- A module can contain any number of "always" blocks, all of which execute concurrently.
- Basic syntax of "always" block:

```
always @ (event_expression)
begin
statement;
statement;
end

Sequential
statements
```

 The @(event_expression) is required for both combinational and sequential logic descriptions.

LLT, KGP

- Only "reg" type variables can be assigned within an "always" block.
 Why??
 - The sequential "always" block executes only when the event expression triggers.
 - At other times the block is doing nothing.
 - An object being assigned to must therefore remember the last value assigned (not continuously driven).
 - So, only "reg" type variables can be assigned within the "always" block.
 - Of course, any kind of variable may appear in the event expression (reg, wire, etc.).

Sequential Statements in Verilog

begin...end

not required if there

is only 1 stmt.

- 1. begin sequential_statements end
- 2. if (expression) sequential_statement [else

sequential_statement]

case (expression)

expr: sequential_statement

.

default: sequential_statement endcase



- 4. forever sequential_statement
- repeat (expression) sequential_statement
- 6. while (expression) sequential_statement
- 7. for (expr1; expr2; expr3) sequential_statement

repeat (10)



- 8. # (time_value)
 - Makes a block suspend for "time_value" time units.
- @ (event_expression)
 - Makes a block suspend until event_expression triggers.

20

```
LLT. KG
// A combinational logic example
module mux21 (in1, in0, s, f);
  input in1, in0, s;
  output f;
  reg f;
  always @ (in1 or in0 or s)
    if (s)
       f = in1;
    else
       f = in0;
endmodule
```

```
// A sequential logic example
                                       LLI KGP
module dff_negedge (D, clock, Q, Qbar);
  input D, clock;
  output Q, Qbar;
  reg Q, Qbar;
  always @ (negedge clock)
    begin
                              Clock
       Q = D;
       Qbar = \simD;
     end
endmodule
```

// Another sequential logic example LLT, KGP module incomp_state_spec (curr_state, flag); input [0:1] curr_state; case output [0:1] flag; [0:1] flag; reg always @ (curr_state) case (curr_state) 0, 1 : flag = 2;The variable 'flag' is not : flag = 0; assigned a value in all the endcase branches of case. endmodule → Latch is inferred

```
// A small change made
                                               LLT, KGP
module incomp_state_spec (curr_state, flag);
         [0:1] curr_state;
  input
                                           F = 0
  output [0:1] flag;
           [0:1] flag;
  reg
  always @ (curr_state)
     flag = 0;
     case (curr_state)
       0, 1 : flag = 2; break
3 : flag = 0; break flag' defined for all
                           values of curr_state.
    endcase
                              → Latch is avoided
endmodule
```

```
PLITIKOP
module ALU_4bit (f, a, b, op);
  input [1:0] op; input [3:0] a, b;
  output [3:0] f; reg [3:0] f;
  parameter ADD=2'b00, SUB=2'b01,
             MUL=2'b10, DIV=2'b11;
  always @ (a or b or op)
    case (op)
      ADD: f = a + b;
      SUB: f = a - b;
      MUL: f = a * b;
      DIV : f = a/b;
    endcase
endmodule
```

