


# COMPUTER ORGANIZATION & ARCHITECTURE



Function → how these components perform their functions.

Computer Architecture and Organization  
 ↓  
 Structure.


Function.  
 ↳ Data movement  
 ↳ Computer Processing  
 ↳ I/O.  
 ↳ Storage.

Example:-

For multiplication.

- deciding either to use multiplication unit or addition unit is architecture problem
- deciding how the unit will perform multiplication is organization problem.

Storage



Control :- Controls the operations of the system.

Control Unit - Controls the signal.

Generates the 12 bit code.

Computer → CPU → CU → Sequence

↳ Control memory.

↳ Control unit registers and decoders.

Multiplex Bus Signal (Control signal) is

generated to tell whether the bus will act as address, data or control bus.

It is cheap but complex.

Moore's law was valid till a limit but now

not more b/c it causes the devices to heat up etc.

- Thus multicore idea was implemented.

In Multiprocessing / processing frequency of clock cycle determines how efficient it is.

Smaller the clock cycle, faster is the processing and best is the processor.



① Hardware cannot be reprogrammed  $\Rightarrow$  fixed hardware  
e.g. Hardwired

② Hardware + Software (Co-design) -  
e.g. general purpose computer.

op. code  $\longleftrightarrow$  operand

LDA SH  
ADD 6H.

Mnemonics  $\rightarrow$  converted into binary by compiler

e.g. LDA = 0000

ADD = 0001

$\rightarrow$  Size of computer depends on the memory.

If a memory has 8 compartments. We need 3 bit bus.  
(i.e.  $2^3 = 8$ ) to access each memory address

$\rightarrow$  Interrupts.


normal execution of process is disturbed due to.  
An error or call.

$\rightarrow$  Interrupt handler  $\rightarrow$  Interrupt Service Routine.

$\rightarrow$  Due to interrupt a jump occurs to ISR or  
the call location.


$\rightarrow$  When interrupt finishes its execution it will  
return to the saved context and resume  
normal execution.

Stack:- Last In First out (LIFO)




pop:-

$$sp = sp + 1.$$




push:-

$$sp = sp - 1.$$



Interrupts





→ 4, 5 = interrupt execution.

2. No interrupt / wait:

→ ~~long~~ program waits till the whole interrupt, or call is executed.

1 - 4 - 5 - 2 - 4 - 5 - 3

3. Short interrupt / wait:

→ program causes a jump or interrupt

→ Starts the interrupt execution.

→ Returns back to the program to start executing the program - Doesn't wait for it to finish its processing.

→ Interrupt ends, finishes processing → another interrupt generated and then again returns to the program.

→ Doesn't wait and utilize that time

1 - 4 - 2a - 5 - 2b - 4 - 3a - 5 - 3b

4. Long interrupt / wait:

→ Interrupt doesn't end till another interrupt is not generated.

→ Long wait till an interrupt ends.

1 - 4 - 2 - 5 - 4 - 3

5. Interrupt cycles


Checks if interrupt is present by interrupt signal. Checked 1. present.

- PC pointing towards next instructions
- interrupt occurs.
- address on PC stored in Stack.
- ~~jump~~ PC now pointing towards interrupt handler.
- return comes.
- retrieve return address of from stack and load it in PC
- PC starts executing next instructions of program.


Memory is a set of locations.

Buses connect different ~~bus~~ components together.

Bus → channel → Media → multi wire → broadcast.



16 x 8 RAM.



4 address bits are required to read address






Date: / /


⇒ 8 bit bus for data writing and reading.

⇒ Read & Write are control signals  
 ↓  
 address                      ↓  
                                  address data.

## ② I/O Devices



## ③ CPU



## Synchronization System

↓  
works on clock.

↓  
on edges      ← +ive.  
                     -ive.

## Asynchronous System

↓  
works on levels.

Status of CPU

Carry flag  $\rightarrow$  carry occurs in ALU  $\rightarrow$  1 bit extra

Parity flag  $\rightarrow$

Sign flag  $\rightarrow$  sign of ALU or communicate

Zero flag

Asynchronous needs to be handled carefully but is less expensive (energy).

$\Rightarrow$  Signals send at the same time are destroyed.

$\Rightarrow$  Arbitration is necessary

$\downarrow$  controls traffic

no collision of data.

$\downarrow$

divides the data

central distributed.

representation of number.

signed

unsigned.



## One's complement.

①

$$+3 \rightarrow 000\ 000\ 11$$

$$-3 \rightarrow 111\ 111\ 00$$

$$\text{Magnitude} = -2^3 + 2^2 + 2^1 + 2^0 = -4$$

$$\text{② } \begin{array}{r} -4 \\ +1 \\ \hline \end{array}$$

$$-3 \rightarrow \text{result}$$

## Two's Complement

$$\text{① } 3 = 0000\ 0011$$

$$-3 = 1111\ 1100$$

$$\begin{array}{r} \phantom{0000} 1 \\ + \\ \hline 1111\ 1101 \end{array}$$

② Magnitude:

$$= -3$$

\* Short cut. for 2's complement.

→ Write the bits the same till the first.

1 appear

→ After that flip the numbers.

eg

$$\begin{array}{r} +12 \quad 0010 \\ \phantom{+} \downarrow \downarrow \downarrow \downarrow \\ -2 \quad 1110 \\ \phantom{-} \downarrow \downarrow \downarrow \downarrow \end{array}$$

flip flip same

Unsigned number.

$$0 \rightarrow 2^n - 1$$

b/c of 0.

Signed Number.

b/c of signed bit.

$$-2^{n-1} \rightarrow 0 \rightarrow 2^{n-1} - 1$$

15 = 1111	16 0000 0000
6 = 0110	17 0000 0001
-6 = 1111 0100	18 0000 0010
1111 1111	19 0000 0011
1111 1010	20 0000 0100
1111 1001	21 0000 0101
	22 0000 0110
	23 0000 0111
	0000 1000
	0000 1001
	0000 1010
	0000 1011
	0000 1100
	0000 1101
	0000 1110
	0000 1111

$$6 = 0001 0000$$

$$24 = 0001 1111$$

$$-24 = 1111 0001$$

$$0001 0000$$

$$1110 0001$$

$$1111 0001$$

Bab

$$-128 + 64 + 32 + 16$$

+

$$23 \quad 0000 \quad 0111$$

$$24 \quad 0001 \quad 1111$$

16  
-24

0000

1110

1111

11034

-5 =

-9 =

11

11



$$16 = 0001\ 0000$$

$$-24 = 1110\ 1000$$

0001	0000	16
0001	0001	17
0001	0010	18
0001	0011	19
0001	0100	20
	0101	21
	0110	22
	0111	23
0001	1000	24

$$\begin{array}{r} 0001\ 0000 \\ 1110\ 1000 \\ \hline 1111\ 1000 \end{array}$$

### First Method

$$\begin{array}{r} -5 = 1111\ 1011 \\ -9 = 1111\ 0111 \end{array}$$

-14

$$\begin{array}{r} 1111\ 1011 \\ 1111\ 0111 \\ \hline 1111\ 0010 \\ \hline 1111\ 0010 \end{array}$$

### Second Method

$$\begin{array}{r} 0000\ 0101 \\ 0000\ 1001 \\ \hline 0000\ 1110 \end{array}$$

2's complement

$$\begin{array}{r} 1111\ 0010 \end{array} \rightarrow -14$$