
Design Example: Level-to-Pulse

- A level-to-pulse converter produces a single-cycle pulse each time its input goes high.
- It's a synchronous rising-edge detector.
- · Sample uses:
 - Buttons and switches pressed by humans for arbitrary periods of time
 - Single-cycle enable signals for counters







6.111 Fall 2007

Step 1: State Transition Diagram

Block diagram of desired system:




 State transition diagram is a useful FSM representation and design aid:




Step 2: Logic Derivation

Transition diagram is readily converted to a state transition table (just a truth table)




Curren t State		In	Next State		Out
S ₁	S ₀	L	S ₁ +	S_0^+	P
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	1
1	1	0	0	0	0
1	1	1	1	1	0


Combinational logic may be derived using Karnaugh maps




Moore Level-to-Pulse Converter




Moore FSM circuit implementation of level-to-pulse converter:



Design of a Mealy Level-to-Pulse




 Since outputs are determined by state and inputs, Mealy FSMs may need fewer states than Moore FSM implementations




6.111 Fall 2007

Mealy Level-to-Pulse Converter



Pres. State	In	Next State	Out
S	L	S ⁺	P
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	0

Mealy FSM circuit implementation of level-to-pulse converter:




- · FSM's state simply remembers the previous value of L
- Circuit benefits from the Mealy FSM's implicit singlecycle assertion of outputs during state transitions


Moore/Mealy Trade-Offs

- How are they different?
 - Moore: outputs = f(state) only
 - Mealy outputs = f(state and input)
 - Mealy outputs generally occur one cycle earlier than a Moore:

Moore: delayed assertion of P




Mealy: immediate assertion of P



- Compared to a Moore FSM, a Mealy FSM might...
 - Be more difficult to conceptualize and design
 - Have fewer states

Light Switch Revisited



FSM Example

GOAL:


Build an electronic combination lock with a reset button, two number buttons (0 and 1), and an unlock output. The combination should be 01011.




STEPS:

- 1. Design lock FSM (block diagram, state transitions)
- 2. Write Verilog module(s) for FSM

Step 1A: Block Diagram



Step 1B: State transition diagram



6.111 Fall 2007

Step 2: Write Verilog

```
module lock(clk,reset in,b0 in,b1 in,out);
  input clk,reset,b0 in,b1 in;
  output out;
  // synchronize push buttons, convert to pulses
  // implement state transition diagram
  reg [2:0] state,next state;
  always @ (*) begin
    // combinational logic!
    next state = ???;
  end
  always @ (posedge clk) state <= next state;</pre>
  // generate output
  assign out = ???;
  // debugging?
endmodule
```

Step 2A: Synchronize buttons

```
// button -- push button synchronizer and level-to-pulse converter
// OUT goes high for one cycle of CLK whenever IN makes a
// low-to-high transition.
module button(clk,in,out);
                                                                out
  input clk;
                                                      r3
  input in;
  output out;
                             clk-
  req r1, r2, r3;
  always @ (posedge clk)
                                   synchronizer
                                                  state
  begin
    r1 <= in; // first reg in synchronizer
    r2 <= r1; // second reg in synchronizer, output is in sync!
    r3 <= r2; // remembers previous state of button
  end
  // rising edge = old value is 0, new value is 1
  assign out = ~r3 & r2;
endmodule
```

Step 2B: state transition diagram

```
parameter S RESET = 0; // state assignments
parameter S 0 = 1;
parameter S 01 = 2;
parameter S 010 = 3;
                                                 RESET
                                                                  "01"
                                                Unlock = 0
                                                        Unlock = 0
                                                                Unlock = 0
parameter S 0101 = 4;
parameter S 01011 = 5;
                                                 "01011"
                                                         "0101"
                                                                 "010"
reg [2:0] state, next state;
                                                Unlock = 1
                                                        Unlock = 0
                                                                Unlock = 0
always @ (*) begin
  // implement state transition diagram
  if (reset) next state = S RESET;
  else case (state)
    S RESET: next state = b0 ? S 0 : b1 ? S RESET : state;
    S 0: next state = b0 ? S 0 : b1 ? S 01 : state;
    S 01: next state = b0 ? S 010 : b1 ? S RESET : state;
    S 010: next state = b0 ? S 0 : b1 ? S 0101 : state;
    S 0101: next state = b0 ? S_010 : b1 ? S_01011 : state;
    S 01011: next state = b0 ? S 0 : b1 ? S RESET : state;
    default: next state = S RESET; // handle unused states
  endcase
end
always @ (posedge clk) state <= next state;</pre>
```

Step 2C: generate output

```
// it's a Moore machine! Output only depends on current state
assign out = (state == S_01011);
```

Step 2D: debugging?

```
// hmmm. What would be useful to know? Current state?
assign hex_display = {1'b0,state[2:0]};
```

Step 2: final Verilog implementation


```
module lock(clk,reset in,b0 in,b1 in,out, hex display);
  input clk,reset,b0 in,b1 in;
  output out; output[3:0] hex display;
 wire reset, b0, b1; // synchronize push buttons, convert to pulses
 button b reset(clk,reset in,reset);
 button b 0(clk,b0 in,b0);
 button b 1(clk,b1 in,b1);
 parameter S RESET = 0; parameter S 0 = 1; // state assignments
 parameter S 01 = 2; parameter S 010 = 3;
  parameter S 0101 = 4; parameter S 01011 = 5;
  reg [2:0] state,next state;
  always @ (*) begin
                                        // implement state transition diagram
    if (reset) next state = S RESET;
    else case (state)
      S RESET: next state = b0 ? S 0 : b1 ? S RESET : state;
     S_0: next_state = b0 ? S 0 : b1 ? S 01 : state;
     S 01: next state = b0 ? S 010 : b1 ? S RESET : state;
     S 010: next state = b0 ? S 0 : b1 ? S 0101 : state;
     S 0101: next state = b0 ? S 010 : b1 ? S 01011 : state;
     S 01011: next state = b0 ? S_0 : b1 ? S_RESET : state;
     default: next state = S RESET;  // handle unused states
    endcase
  end
  always @ (posedge clk) state <= next state;</pre>
  assign out = (state == S_01011);  // assign output: Moore machine
  assign hex display = {1'b0,state};  // debugging
endmodule
```

Where should CLK come from?

- Option 1: external crystal
 - Stable, known frequency, typically 50% duty cycle
- Option 2: internal signals
 - Option 2A: output of combinational logic



- No! If inputs to logic change, output may make several transitions before settling to final value → several rising edges, not just one! Hard to design away output glitches...
- Option 2B: output of a register
 - · Okay, but timing of CLK2 won't line up with CLK1



Summary

- Modern digital system design:
 - Hardware description language FPGA / ASIC
- · Toolchain:

 - Design Entry Synthesis Implementation
- New Labkit:
 - Black-box peripherals
 - Almost all functionality is programmed in!
 - How to generate video? Synchronize systems? Create/Digitize Audio? Serial & communications?

