This directory contains the following standard cell benchmarks:

Name	YAL datafile/library	VPNR datafile/library	#cells	#nets	#I/O
SC0 SC1 SC2 SC3	primary1.yal/sclib.yal	fract.vpnr/db.vpnr primary1.vpnr/sclib.db struct.vpnr/db.vpnr industry1.vpnr	125 752 1888 2271	147 904 1920 2594	24 81 64 814
SC3a SC4 SC5 SC6 SC7	primary2.yal/sclib.yal	<pre>industry1a.vpnr primary2.vpnr/sclib.db biomed.vpnr/db.vpnr industry2.vpnr industry3.vpnr</pre>	2271 2907 6417 12142 15059	2479 3029 5766 13915 21966	580 10 97 495 375

Notes:

Please treat ALL benchmarks as 'PRIMARY' - they are all of equal importance and cover a wide spectrum of circuit sizes.

Plot magnifications will be specified at a later time.

Benchmarks SCO, SC2, SC5, SC6, and SC7 use SCMOS MOSIS rules. The width of the P/G rails in the cells is 6 microns.

Here are SCMOS rules:

Benchmarks SC1 and SC4 use design rules specified in sclib.yal. See the beginng of the 'sclib.yal', even if you are using 'sclib.db'. The width of the P/G rails in the cells is 8 microns.

Benchmark SC3 uses the following design rules:

w1 = s1 = s2 = svia = 2 microns w2 = 2.8 microns vsur1 = 1 micron vsur2 = 0.4 micron

Due to the specifics of the cells used in SC3, only VPNR description is

Unless specified otherwise, all signal ports in all cells are on METAL2 layer, and all power/ground ports are on METAL1.

- SCO: This benchmark was used in the Physical Design Workshop 1989. It is also used in the ISCAS'89 Sequential Testability Benchmarks.
- SC1: This is the old 'Primary1' benchmark from Physical Design Workshop '87 and Workshop on Placement & Routing 1988.
- SC2: This circuit contains a fair amount of repetitive subcircuits.
- SC3: Benchmark 'industry1' contains 115 'pass-through' signals that occur only at the pins but do not connect to any cell. If your software cannot handle such nets, please use 'industry1a' which is the same circuit, but with the 'pass-through' I/Os removed.

 The cells used in SC3 differ significantly from the other cells.

 The signal ports are actually metal1/metal2 vias; metal 2 can route anywhere over the cells, metal1 is forbidden over the cells.

 Please route this benchmark with metal2 running verically and metal1 running horizontally (parallel to the cell rows).
- SC4: This is the old 'Primary2' benchmark from Physical Design Workshop '87 and Workshop on Placement & Routing 1988.

SC5: This circuit contains a number of buses, hence it has fewer nets than cells.

SCO and SC5: These benchmarks can be routed with or without the scan chain. The scan chain is not connected in the benchmark files; your software is free to connect it in any manner that will be suitable. The only cell that goes into the scan chain is 'dsr2s', and the scan_in input is the second terminal of this cell. If your software cannot handle automatic scan chaining, please leave this input unconnected and make a note of it when presenting the benchmark results.

Descriptions of both SCO and SC5 are available on a mixed functional/ structural level as well. Those descriptions will be supplied at individual requests.

Additional requests:

P/G nets constraints:

----- VALUES WILL BE SUPPLIED LATER -----

Aspect ratio constraints:

Try to produce the following aspect ratios for each benchmark circuit: 1, 1.5, and 2.

Fixed widths:

----- VALUES WILL BE SUPPLIED LATER -----

Critical nets:

There are no critical net data specified for these circuits (yet). However, the database 'db.vpnr' can be used to determine the longest path in benchmarks SCO, SC2, and SC5. The dsr2s and dr2s cells are d-flipflops.

Please try to produce the layout that will minimize the delay from any input/flipflop output to any output/flipflop input. The delay data is specified in db.vpnr for each input-output pair of pins in each combinational cell. Please use the data in 'tech' regarding the metal1 and metal2 capacitances.

See the description of the SCMOS technology for physical constants relevant to the timing issues.