

LABORATORY MANUAL

**DEPARTMENT OF
ELECTRICAL & COMPUTER ENGINEERING**



UNIVERSITY OF CENTRAL FLORIDA

**EEE 3342
Digital Systems**

Revised
August 2018

CONTENTS

Safety Rules and Operating Procedures

Introduction

Experiment #1: XILINX's VIVADO FPGA Tools

Experiment #2: Multi-Function Gate

Experiment #3: Three-Bit Binary Adder

Experiment #4: Multiplexers in Combinational logic design

Experiment #5: Decoder and Demultiplexer

Experiment #6: Random Access Memory

Experiment #7: Flip-Flop Fundamentals

Experiment #8: Designing with D- Flip-lops

Shift Register and Sequence Counter

Appendix A Data Sheets for IC's

Appendix B NAND/NOR Transitions

Appendix C Sample Schematic Diagram

Appendix D BASYS 3 Pin # Reference

Appendix E Introduction to Verilog

Appendix F Reference Manuals for Boards

Safety Rules and Operating Procedures

1. Note the location of the Emergency Disconnect (red button near the door) to shut off power in an emergency. Note the location of the nearest telephone (map on bulletin board).
2. Students are allowed in the laboratory only when the instructor is present.
3. Open drinks and food are not allowed near the lab benches.
4. Report any broken equipment or defective parts to the lab instructor. Do not open, remove the cover, or attempt to repair any equipment.
5. When the lab exercise is over, all instruments, except computers, must be turned off. Return substitution boxes to the designated location. Your lab grade will be affected if your laboratory station is not tidy when you leave.
6. University property must not be taken from the laboratory.
7. Do not move instruments from one lab station to another lab station.
8. Do not tamper with or remove security straps, locks, or other security devices. Do not disable or attempt to defeat the security camera.
9. When touching the FPGA development boards please do not touch the solid-state parts on the board but handle the board from its edge.
10. **ANYONE VIOLATING ANY RULES OR REGULATIONS MAY BE DENIED ACCESS TO THESE FACILITIES.**

I have read and understand these rules and procedures. I agree to abide by these rules and procedures at all times while using these facilities. I understand that failure to follow these rules and procedures will result in my immediate dismissal from the laboratory and additional disciplinary action may be taken.

Signature

Date

Lab #

Laboratory Safety Information

Introduction

The danger of injury or death from electrical shock, fire, or explosion is present while conducting experiments in this laboratory. To work safely, it is important that you understand the prudent practices necessary to minimize the risks and what to do if there is an accident.

Electrical Shock

Avoid contact with conductors in energized electrical circuits. The typical can not let-go (the current in which a person can not let go) current is about 6-30 ma (OSHA). Muscle contractions can prevent the person from moving away the energized circuit. Possible death can occur as low 50 ma. For a person that is wet the body resistance can be as low as 1000 ohms. A voltage of 50 volts can result in death.

Do not touch someone who is being shocked while still in contact with the electrical conductor or you may also be electrocuted. Instead, press the Emergency Disconnect (red button located near the door to the laboratory). This shuts off all power, except the lights.

Make sure your hands are dry. The resistance of dry, unbroken skin is relatively high and thus reduces the risk of shock. Skin that is broken, wet, or damp with sweat has a low resistance.

When working with an energized circuit, work with only your right hand, keeping your left hand away from all conductive material. This reduces the likelihood of an accident that results in current passing through your heart.

Be cautious of rings, watches, and necklaces. Skin beneath a ring or watch is damp, lowering the skin resistance. Shoes covering the feet are much safer than sandals.

If the victim isn't breathing, find someone certified in CPR. Be quick! Some of the staff in the Department Office are certified in CPR. If the victim is unconscious or needs an ambulance, contact the Department Office for help or call 911. If able, the victim should go to the Student Health Services for examination and treatment.

Fire

Transistors and other components can become extremely hot and cause severe burns if touched. If resistors or other components on your proto-board catch fire, turn off the power supply and notify the instructor. If electronic instruments catch fire, press the Emergency Disconnect (red button). These small electrical fires extinguish quickly after the power is shut off. Avoid using fire extinguishers on electronic instruments.

First Aid

A first aid kit is located on the wall near the door. Proceed to Student Health Services, if needed.

Introduction

When in Doubt, Read This

Laboratory experiments supplement class lectures by providing exercises in analysis, design and realization. The objective of the laboratory is to present concepts and techniques in designing, realizing, debugging, and documenting digital circuits and systems. The laboratory begins with a review of Xilinx's VIVADO FPGA development environment, which will be used extensively during the laboratory. Experiment #1 introduces the student to the fundamentals of the VIVADO and its tool set such as the synthesizer, the test-bench user input program for the simulator, the VIVADO simulator, and the FPGA implementation. Xilinx's FPGA development tools support VERILOG. In Experiments #2 through #6 are experiments that deal with the design and hardware implementation of combinational logic circuits. These circuits will be designed using the VIVADO and implemented solely using an FPGA. Experiment #7 and Experiment #8 deal with the design and hardware implementation of sequential logic circuits and will also be designed and implemented using the FPGA and VIVADO development tools. The VIVADO also offers an extensive set of manuals under the Help menu. In addition to the electronic version of the manual and the Quick Sort Tutorial, Xilinx offers many tutorials that are available on the web site at www.xilinx.com.

Laboratory Requirements:

This laboratory requires that each student obtains a copy of this manual, a bound quad-ruled engineering notebook and have access to Xilinx's VIVADO version 2017.4. The student can use the VIVADO program on the laboratory computers or the student can go to

<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2017-4.html> in order to download the Vivado Design Suite - HLx Editions.

The student is to prepare for each laboratory by reading the assigned topics. The laboratory notebook should contain the necessary tables, graphs, logic and pin assignment diagrams and identify the expected results from the laboratory exercise as directed by the pre-laboratory preparation assignments or by the laboratory instructor. Depending on the laboratory assignment, the pre-laboratory preparation may be due at the beginning of the laboratory period or may be completed during the assigned laboratory period. Be informed that during each laboratory period the instructor will grade your notebook preparation.

During the laboratory period you are expected to construct and complete each laboratory assignment, record data, and deviations from your expected results, equipment used, laboratory partners, and design changes in your laboratory notebook. A laboratory performance grade will be assigned by the laboratory instructor upon successful completion of the above-described tasks for each experiment.

Each student will be assigned to a computer with an FPGA board connected to it. Each student is responsible for his or her own work including design and documentation. A Laboratory Report, following the guidelines presented in this handout is due the laboratory period following the completion of the in-laboratory work or when the instructor designates. A numeric grade will be assigned using the attached laboratory- grading sheet.

Laboratory reports will be due before the start of each laboratory. A penalty of five points will be charged for those late by up to one week (0-7 days). No credit will be given for laboratory reports over-due by more than one week. However, a student must complete each assigned experiment in order to complete the laboratory. By not turning in a laboratory report, a student will receive an incomplete for that report, which results in an incomplete for the laboratory grade.

Students who miss the laboratory lecture should make arrangements to make up the laboratory at a later time. Points may be taken off the laboratory experiment and the student might not be allowed to attend the remainder of the laboratory because this will burden the laboratory instructor and the rest of the laboratory that day.

Students who are late to their laboratory section will not receive the five pre-laboratory points. A penalty of five points will also be charged for turning in a late laboratory report. If, for some reason, a student cannot attend the regularly scheduled laboratory time period, then he / she must make arrangements to make up the laboratory experiment at a later time and hand in the laboratory report and pre-laboratory early to avoid a ten point penalty.

Laboratory Point Breakdown

In-Laboratory Grade (10 points):

- | | |
|-----------------------------------|----------|
| 1. Pre-Laboratory Assignment..... | 5 points |
| 2. Design Completion..... | 5 points |

Laboratory Report Grade (15 points):

- | | |
|---|------------------|
| 3. Problem or Objective Statement, Block Diagram, and Apparatus List..... | 1 point |
| 4. Procedure and Data or Design Steps..... | 3 points |
| 5. Results Statement and Logic Schematic Diagram..... | 4 points |
| 6. Design Specification Plan | 2 points |
| 7. Test Plan | 2 points |
| 8. Conclusion Statement..... | 3 points |
| TOTAL..... | 25 points |

The final laboratory grade can be a percentage, an incomplete or a failing grade. If the student receives an incomplete or failing grade for the laboratory, an incomplete may be assigned for the whole course.

Guidelines for Laboratory Reports:

The laboratory report is the record of all work pertaining to the experiment, which includes any pre-laboratory assignments, Verilog code and Xilinx's VIVADO printouts when applicable. This record should be sufficiently complete so that you or anyone else of similar technical background can duplicate the experiment by simply following your laboratory report. **Original work is required by all students (NO PHOTOCOPIES OR DUPLICATE PRINTOUTS).** Your laboratory report is an individual effort and should be unique. The laboratory notebook must be used for recording data. Do not trust your memory to fill in the details at a later time. An engineer will spend 75 percent of his/her time for documentation.

Organization in your report is important. It should be presented in chronological order with descriptive headings to separate and identify the various parts of the experiment. A neat, organized and complete record of the experiment is just as important as the experimental work. **DO NOT SECTION OFF DIAGRAMS, PROCEDURES, AND TABLES.**

The following are general guidelines for your use. Use the standard paper prescribed by your instructor. A cover page is required for each laboratory including your name, PID, name and number of the experiment, date of the experiment and the date the report is submitted. Complete the required information and attach to the front of each report. If a cover page is not included with a report, then points may be taken off.

The report should contain the following (not segmented or necessarily in this order):

- **Heading:** The experiment number, your name, and date should be at the top right hand side of each page.
- **Objective:** A brief but complete statement of what you intend to design or verify in the experiment should be at the beginning of each experiment.
- **Block Diagram:** A block diagram of the circuit under test and the test equipment should be drawn and labeled so that the actual experiment circuitry could be easily duplicated at any time in the future.
- **Apparatus List:** List the items of equipment, including IC devices, with identification numbers using the UCF label tag, make, and model of the equipment. It may be necessary later to locate specific items of equipment for rechecks if discrepancies develop in the results. Also include the computer used and the version number of any software used.
- **Procedure and/or Design Methodology:** In general, lengthy explanations are unnecessary. Be brief. Keep in mind the fact that the experiment must be reproducible from the information given in your report. Include the steps taken in the design of the circuit: Truth Table, assumptions, conventions, definitions, Karnaugh Map(s), algebraic simplification steps, etc.

- **Design Specification Plan:** A detailed discussion on how your design approach meets the requirements of the laboratory experiment should be presented. Given a set of requirements there are many ways to design a system that meets these requirements. The Design Specification Plan describes the methodology chosen and the reason for the selection (why). The Design Specification Plan is also used to verify that all the requirements of the project have been implemented as described by the requirements.
-
- **Test Plan:** A test plan describes how to test the implemented design against the given requirement specifications. This plan gives detailed steps during the test process defining which inputs should be tested and verifying for these inputs that the correct outputs appear. The laboratory instructor will use this test plan to test your laboratory experiment.
- **Results:** The results should be presented in a form, which makes the interpretation easy. Large amounts of numerical results are generally presented in a graphical form. Tables are generally used for a small amount of results. Theoretical and experimental results should be on the same graph or arranged in the same table for easy correlation of these results. For digital data, prepare a simulation and response table and record logic levels as "1"s and "0"s. The above table is similar to a Karnaugh Map or State Transition Table. Identification of the size of a logic circuit, in terms of number of inputs, gates and packages is often required in a design-oriented experiment.
- **Conclusion:** This is your interpretation of the objectives, procedures and results of the experiment, which will be used as a statement of what you learned in performing the experiment. This is not a summary. Be brief and specific but complete. Identify the advantages and/or disadvantages of your solution in design-oriented experiments. The conclusion also includes the answers to the questions presented in each experiment.

EXPERIMENT #1

Introduction to Xilinx's FPGA Vivado HLx Software

Goals: To introduce the modeling, simulation and implementation of digital circuits using Xilinx's FPGA VIVADO HLx Editions design tools.

References: Within the VIVADO, there are several documentation and tutorials that are available. In particular, the "Quick Take Videos" provides basic instructions such as how to create a file using either VHDL or VERILOG. The VIVADO also offers an extensive set of manuals under the Help menu. In addition to the electronic version of the manual and the Quick Sort Tutorial, Xilinx offers many tutorials that are available on the web site at www.xilinx.com.

Equipment: The Xilinx's FPGA VIVADO HLx Editions design tools are available in the laboratory. These tools can also be downloaded from Xilinx's web site at www.xilinx.com. The WebPack version of this tool that we use for the laboratory experiments are located under the support download section at the related website (<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2017-4.html>). Please take note that the file download size exceeds 1 GB and also during the installation process updates may have to be installed. It can take you up to a few hours to download and install the software on your computer. The user does not need to have the BASYS development board interface to the computer to design and simulate an FPGA.

Pre-laboratory: Read this experiment carefully to become familiar with the procedural steps in this experiment.

Discussion: Xilinx's Vivado is an FPGA design, simulation and implementation tool set that allows the designer the ability to develop digital systems using either schematic capture or HDL using VERILOG or VHDL. These digital systems are then verified using simulation tools that are part of the development system. Once the simulation outputs meet the design requirements, implementation is simply assigning the inputs and outputs to the appropriate pins on the FPGA. Appendix D gives the pin configuration for the BASYS 3 board by Digilent Inc. (www.digilentinc.com) relating the LED and switch connections to the FPGA pin assignments.

Experiment #1 is divided into three sections. Part 1 of this experiment will guide the student through the steps required to create a digital design using Verilog. Next, the steps required to simulate this design are given along with the steps required to synthesize and implement the design on the FPGA BASYS 3 board. Part 2 is an

expansion of part 1 for additional logic gates (NAND, OR, XOR, NOT). In part 3, a two-input five-output logic system is required to be designed and implemented.

Part 1. Introduction to the XILINX Vivado

In this part, you will use Xilinx's Vivado to design, simulate and implement a simple 2 input AND gate digital circuit. Once completed, this 2 input AND gate implementation will be programmed onto the BASYS 3 board and then tested using the on board LED's and switches.

1. Double click on the Vivado HLx 2017.4 icon on your desktop to open up the welcome window of the development tool (as shown below). Be mindful, there might be additional icons resembling the Vivado 2017.4 HLx icon. These icons include but might not be limited to Vivado HLS 2017.4 high level synthesis tool and Vivado HLx 2018.1 Lab Version which is a stripped down version of Vivado without access to many of the features we will need for the lab experiments. After clicking on the Vivado HLx 2017.4 icon three main sections can be observed in this window: “Quick Start”, “Tasks”, and “Learning Center”.




Figure 1.1. Vivado HLx welcome screen.

2. Now, click on “Create Project” to create a new project. You have to be careful

about where to save your project file in the lab. The computers in the lab run a hard disk protection program that could interfere with Xilinx's tools. If you save your project in a protected folder, Xilinx might have problems with running the simulation. You have two choices: (1) either save the project directly on your USB flash drives. This option is good since your USB drives has normal read/write access and Xilinx runs correctly. However, this option can be slow for some USB flash drives. Option (2) is to save the project in a folder on the desktop. You can then compress the folder into a ZIP file and email it to yourself. Start by creating a folder on the desktop called ‘Lab_1’. Create this folder in your NET domain account user’s (you can identify it since it is labeled the same as your NID XY123456) Desktop and not the main Windows Desktop. Then, in Vivado HLx, create a new project inside “**Lab_1**”. Name your project, ‘**Test_1**’ and it will be in the folder “**\Desktop\Lab_1\Test_1**”. When you finish your lab, you can copy your project on your flash drive.




Figure 1.2. Vivado HLx “New Project - Project name” screen.

3. In the next window, choose Register Transfer Level “RTL Project” as the project type. You can see the description of this type in the window below.




Figure 1.3. Vivado HLx “New Project - Project type” screen.

4. In the opened window below, you can create source file (Verilog/Verilog Header/SystemVerilog/VHDL/Memory File) for your new project or add sources from the existing projects. Click on “Create File”, and in the opened window choose “Verilog” for the “File type”, write a name for your file (“Part_1”), and click on “Ok”. Continue clicking on Next until reaching the “Default Part” window.




Figure 1.4. Vivado HLx “New Project - Add sources” screen.
1-4




Figure 1.5. Vivado HLx “Create Source File” screen.




Figure 1.6. Vivado HLx “New Project - Add sources” screen with one source file

5. In this Default Part window, choose “Artix-7” for the “Family”, “-1” for “Speed grade”, and “cpg236” for “Package”. In the shown parts, select “xc7a35tcpg236-1”. Take a look at the configuration of this part for your own familiarity. Click next.




Figure 1.7. Vivado HLx “New Project - Default part” screen.




Figure 1.8. Picture of the Artix 7 FPGA chip on board the BASYS 3 board.

6. Look at your new project summary. Click Finish.




Figure 1.9. Vivado HLx “New Project ” summary screen.

7. Define the input and the output ports of your module according to the shown window. Your project has two inputs and one output. Name them Inp_1, Inp_2, Outp and click OK.




Figure 1.10. Define Module screen.

8. The window you see now is the main environment for your project that is called “Project Manager”. You can explore it by seeing the options of each category in the

toolbar on top of the window. On the left side, you can see the “Settings”, “Add Sources”, “Language Template”, “IP Catalog”, “IP Integrator”, “Simulation”, “RTL Analysis”, “Synthesis”, “Implementation”, and “Program and Debug”. Each of these serves a part of the digital design flow. In the middle, you can see the windows for “Sources”, “Properties”, “Project Summary”, and the reports and summaries for the execution of the project files.




Figure 1.11. Vivado HLx main project screen.

- Double click on the “Part_1.v” file (*.v) in the “Sources” window. The Verilog source file appears on the window to the right side. Note that the module shows the defined inputs and outputs that were selected previously.




Figure 1.12. Vivado HLx main project screen showing open source Verilog file to the right.

The syntax for VERILOG is very similar to C programming language. All lines must end in a semicolon, and all comments use either // or /* */. One difference is that all inputs and outputs need two definitions. The first defines if the I/O connection is an input or an output port and the second defines if this input is a "wire" or a register "reg". For this experiment, only wires will be used. If left unmodified, an I/O will default to a "wire" type so we do not need to do any additional modifications for this code. The basic building block of verilog are modules which can be seen as corresponding to functions in languages like C, but unlike C there is no "main" and all functions run in parallel at the same time. You can call one function inside another to form a hierarchy. Vivado HLx does a hierarchy analysis automatically and will consider the "top" module (the closest analogy to what a main would be in C there is in verilog) either as the last module in a file with several modules defined, or the module with the most modules called or "instantiated" inside of it. The syntax for defining a module is the keyword "module" followed by the module's name followed by a list of input/output ports enclosed in parenthesis and terminated in ";". The list consists of the direction of the port using the keywords **input**/**output** with an optional modifier of the type as stated above before port name. The end of a module is indicated by the keyword **endmodule**.

To set the output Outp as the output of a two-input AND gate "assign" function must be used (for combinational circuits). Add the following assignment statement to your Part_1.v file at line 28:

```
assign Outp = Inp_1 & Inp_2;
```

A summary of the Verilog syntax is given in Appendix E. You can also refer to the website “ASIC-WORLD” <http://www.asic-world.com> for an in depth Verilog tutorial. As a summary, the ‘~’ symbol is the **NOT** operator, the ‘|’ symbol is the OR operator, the ‘&’ symbol is the **AND** operator and ‘^’ symbol is the **XOR** operator.

Your code should look like this once you are done:

```
1 `timescale 1ns / 1ps
2
3 module Part_1(
4   input wire Inp_1,
5   input wire Inp_2,
6   output wire Outp
7 );
8
9 assign Outp = Inp_1 & Inp_2;
10
11 endmodule
```

Figure 1.13. Code for part 1.

Now that the design is finished, you must “build” the project. Click Run Synthesis (1) on the left hand menu towards the bottom, upon successful completion click on Run Implementation (2). You will be prompted with the “Launch Runs” screen. For this lab you do not need to modify any of the default options so it is safe to proceed and click “OK”. Upon successful completion of implementation you will get the “Implementation Completed” screen. Click “Cancel” and proceed to the next steps of the lab manual.




Figure 1.14. Vivado HLx main project. (1) “Run Synthesis” option. (2) “Run Implementation” option.




Figure 1.15. Vivado HLx “Launch Runs” screen.




Figure 1.16. Vivado HLx “Successful Synthesis” screen.

10. Now we will perform the “RTL Analysis”. Expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on “Schematic”. The model (design) will be elaborated and the logic view of the design is displayed. An additional window labeled “Elaborate Design” might pop up giving you more details regarding the current settings for “Elaboration”. It is safe to click “OK” at this time.
11. Once RTL analysis is performed, another standard layout called the I/O Planning is available. Click on the drop-down menu button at the top right corner and select the I/O Planning layout.




Figure 1.17. Vivado HLx “Elaborated Design” view. Top right shows the location of the “I/O planning” option.

12. Notice that the Package view is displayed in the Auxiliary View area, Device Constraints tab is

selected, and I/O ports tab is displayed in the Console View area. Also notice that design ports (led and swt) are listed in the I/O Ports tab with both having multiple I/O standards. Move the mouse cursor over the Package view, highlighting different pins. Notice the pin site number is shown at the bottom of the Vivado GUI, along with the pin type (User IO, GND, VCCO...) and the I/O bank it belongs to.

- The user should then input the desired “Package Pin ” next to the corresponding input/output. From Appendix D, for BASYS 3 board, SW0 is located on pin V17, SW1 is located on pin V16 and LED0 is located on pin U16. These names can also be found inside the parentheses below the switches and the ones on the right side of the LEDs on the board. The value of I/O STD for all of these switches should be set to “LVCMS33”.




Figure 1.18. Vivado HLx “Elaborated Design - I/O Planning” view. Note the “Package Pin ” and “I/O Std” have been assigned to all I/O.

14. Select File > Save Constraints. A new window will pop-up. Name and save the constraint file.
15. Then we should simulate the design using the built-in Simulator. Click Add Sources under the Project Manager tasks of the Flow Navigator pane. Select the Add or Create Simulation Sources option and click Next. We create a new file for simulation, and name it as Part_1_Sim.




Figure 1.20. Vivado HLx “Add Sources” window. Note the “Add or create simulation sources” option is selected.




Figure 1.21. “Create Source File” Window. Note it is the same interface as the one used to create our top module




Figure 1.22. “Ad Sources” window with our blank Testbench file added.

1. For the simulation file, we don’t need to set the I/O. Click OK in this step.




Figure 1.23. “Define Module” window for the testbench file. Note no I/O are required.




Figure 1.24. Vivado HLx “Elaborated Design” view. Note our testbench now appears in the “Simulation Sources” section of the file hierarchy.

- Double click on the “Part_1_Sim.v” in the Sources window to type the following contents into the file.

```

1 `timescale 1ns / 1ps
2 module Part_1_Sim(
3   );
4   reg Inp_1_t;
5   reg Inp_2_t;
6   wire Outp_t;
7
8   Part_1 UUT(
9     .Inp_1(Inp_1_t),
10    .Inp_2(Inp_2_t),
11    .Outp(Outp_t)
12  );
13
14   initial
15   begin
16     Inp_1_t=1'b0;
17     Inp_2_t=1'b0;
18   end
19
20   always #5 Inp_1_t=~Inp_1_t;
21   always #10 Inp_2_t=~Inp_2_t;
22 endmodule

```

Figure 1.25. Code for the testbench from part 1.

Within the Test-bench file, the simulation step size and the resolution can be specified in line 1. The Test-bench module definition begins on line 23. Line 33 instantiates the UUT (unit/module under test). *Also, it should be mentioned that the timescale for both the Verilog module and the test-bench module is set to 1 ns/1 ps.*

At this point it would be useful to explain in detail the structure of a simple Verilog testbench.

Line 1 contains the timescale to be used in the simulation. The first number represents the time step, this is, the minimum time step the simulation will take. The second number is the precision, this is what is the smallest granularity we can observe in the simulation.

Since this is a verilog testbench, as with any other verilog code, we need to define a module where we will place all of our testing logic. This is done in lines 2 and 3. Note that unlike a normal functional block, the testbench does not have any I/O ports defined. This is because all the signals will be internal.

Lines 4-6 define the internal variables we are going to use not only to drive the inputs to our AND gate, but also the variable where the result of the operation will be reflected on.

Lines 4-5 define the variables that will drive the inputs of the AND gate, labeled Inp_1_t and Inp_2_t. The _t at the end indicates they belong to the testbench and are NOT the module's I/O ports. Just like in other languages like C, Java, etc, the user needs to specify the variable type. In this case, since we want to manually change the value of the variables driving the input at this level of the design (setting them to '1' or '0'), we need to define them as type `reg`. This will allow us to use them in an “`always`” statement. Only variables of type `reg` can be used as left-hand side variables inside “`always`” statements. If you use a `reg` type variable as the left-hand side variable in an assign statement you will get the error: “Error: concurrent assignment to a non-net ‘VARNAME’ is not permitted”. Connecting a `reg` type variable to an output of a module will throw an error when trying to generate the bitstream file. On line 6 we define the variable to be used to carry the value set by the output of the module we are testing. Because we are not manually diving the value of the variable on this level of the code, instead it is being set by the module under test, it needs to be defined as type `wire`. Using type `wire` inside an “`always`” or “`initial`” statement will cause an error stating “Error: procedural assignment to non-register VARNAME is not permitted, left-hand side should be reg/integer/time/genvar”. Similarly, `wire` type variables are the only ones that can be connected to the output of modules or used as left-hand side assignment variables for assign statements.

Lines 8-12 show how to generate an instance of the module under test. The first word needs to match **exactly** (uppercase, lowercase, underscores, spaces, etc.) the **name of the module** in our main verilog file we want to test. In our specific case this is “Part_1” on line 8. Followed by the name of the module we assign an unique name to this instance of that module since we might want to instantiate several copies and the software needs a way to keep track of which one is which. One common name to find is the one we have assigned to it: “UUT” or “Unit Under Test”.

The actual connection to the module’s ports is done on lines 9 through 11. Although there are several ways to connect variables to drive the inputs and read the outputs of modules, the called

“dot” notation is usually considered more robust and less prone to errors and thus is the one used here. In the dot notation, after the unique name of the instance of the module, we proceed to create a list of the ports of the module **exactly** as they appear on the original **port definition of the module** without including either the direction (**input/output**) or the type (**reg / wire**) but preceded by a “.” and followed by “(),” except the last one which does not have the “,”. All this enclosed by a set of parentheses and terminated in “;”. We will “connect” the corresponding variable from the testbench to the module’s port within the set of parentheses next to the port name. In our example, our 2 input AND gate defined in our module in the file “Part_1.v” has ports labeled as Inp_1, Inp_2, and Outp. So in our instance, after the name UUT we open parentheses and proceed to list the ports as (.Inp_1(), Inp_2(), Outp());. Using the dot notation, the order of the ports inside the list of the instance does not matter since the software is able to link the name to the right port. Using other methods does not guarantee this flexibility and one has to be very aware of the order in which the variables are passed to the instance under test. In our case we have labeled the testbench variables to be connected to the ports of the module in an analogous way for convenience. This is, the testbench variable Inp_1_t will be connected to the port .Inp_1(), the testbench variable Inp_2_t will be connected to the port .Inp_2(), and the testbench variable Outp_t will be connected to the port .Outp(). This yields the code seen on lines 8-12.

Just as in many languages, using an uninitialized variable is considered a bad practice, in verilog it is a good practice to initialize all **reg** variables (note **wire** variables cannot be initialized since we cannot “force” a value to them on this level and they just “carry” information like an electrical wire would). This is done in what is called an “**initial**” block. Statements in an initial block will be executed in sequence. Lines 14-18 show we have initialized the testbench variables Inp_1_t and Inp_2_t to 0 by assigning them the value 1'b0, which means 1 bit (1) expressed in binary ('b) with value 0. For example if we wanted to express the number 15 in hex, we would need 4 bits and the syntax would be 4'hFF which means 4 bits in hex representing the number FF. One can use an **initial** block to set up a series of test signals to be executed in a specific sequence to test the module under consideration. To allow the simulation to execute correctly (remember we setup the time step and the time granularity on line 1) we need to add time delays to the code in the always block. If we do not add any delays, the simulator will consider all code executes simultaneously at time 0 and we will not be able to see the signals toggle. Delays are inserted using the # operator. Placing a #x in front of a statement in a testbench (or in your main code) will tell Vivado you want to insert a delay of x time steps (1 nanosecond in our case) before executing the code right after in a behavioral simulation. Note this delay is relative, meaning that #x doesn’t mean the code right after will execute at time x, but rather x time steps after the last #x (if there are no #x before it then it starts counting from time 0).

In C, when an if statement contains more than one line, the code to be executed needs to be delimited within {} (e.g. if(x) a=b; vs. if(x) {a=b;c=d;}) . Similarly, in verilog we use **begin/end** instead of using {} to mark the limits of a block of code. This delimiters can be seen in lines 15 and 18 of the testbench.

Finally, we generate a set of periodic test signals on lines 20 and 21 using an **always** block. An **always** block, as the name would indicate, is a piece of code that is always being executed. In this case, we want to use **always** blocks to drive the inputs to the AND gate in a periodic manner. To do this, after the keyword **always** we place a delay of x timesteps using the # operator that will correspond to half the desired period of that particular signal followed by VARNAME=~VARNAME, where ~ is the bitwise NOT operator in Verilog. Assigning the inverse value of a variable to itself will make it toggle, i.e. change state to the complement..

Because we initialized our variables in the `initial` block we know the first time each `always` block is executed the signals will toggle from ‘0’ to ‘1’, and then from ‘1’ to ‘0’ the second time and so on with the specified frequency set by the displays. An easy way to generate all combinations in an n-bit input is to assign an always block to each bit from LSB to MSB and a delay d equal to the double of the previous one for each bit assigned this way. This is: for each bit we will have an always block with a delay $\#d_n$ equal to $d_n = 2 * d_{(n-1)}$. In this case we have a 2-bit input and we want to generate all 4 combinations so the delay for the first bit is arbitrary, #5 in this case, and the next one is $\#(2 * 5) = \#10$

17. Make sure that Synthesis and Implementation are not out-of-date. Click on Run Simulation > Run Behavioral Simulation under the Project Manager tasks of the Flow Navigator window. The test-bench and source files are compiled and the XSim simulator is run (assuming no errors). Click on the “Zoom Fit” icon to see all the spectrum of simulation.




Figure 1.26. Simulation waveform view. To the left are the names of the variables.

A behavioral simulation will only check the “logical behavior” of your code. In other words, this can only be used to check the theoretical correctness of your module. Delays introduced using the `#` operator will only show in a behavioral simulation since these operators are purely artificial and not synthesizable (there is no real-life operation corresponding to such a precise delay). Other kinds of simulations such as post-synthesis/implementation consider other parameters related to the implementation on the actual chip such as timed delays caused by the LUT’s or wiring.

1. In the last part, let’s click on the Generate Bitstream on the left hand menu towards the bottom. Vivado runs through both Run Synthesis and Run Implementation before it generates the bitstream automatically. This process generates the *.BIT file needed to program the FPGA. The following window will be opened if the bitstream is generated.




Figure 1.27. Vivado HLx “Bitstream Generation Completed” window.

2. Go to “Flow -> Navigator -> Hardware Manager” in the toolbar. Turn ON your board by pushing up its power switch. Click on “Auto Connect” icon in the Hardware Manager window. Click on the board name “xc7a35t_0 (1)”. In the opened “Hardware Device Properties” window, make sure the bit file is selected for the “Programming file”. Next, right click on the board name and choose “Program Device...”. Once the status of the board goes to “Programmed”, then you can check the design functionality on the board by changing the state of switches.




Figure 1.28. Vivado HLx “Hardware manager” view.




Figure 1.29. Hardware manager view when the board is connected.




Figure 1.30. Vivado HLx “Program device” window.




Figure 1.31. Hardware manager view after programming device.




Figure 1.32. Top view of the BASYS 3 board.

Callout	Component Description	Callout	Component Description
1	Powergood LED	9	FPGA configuration reset button
2	Pmod connector(s)	10	Programming mode jumper
3	Analog signal Pmod connector (XADC)	11	USB host connector
4	Four digit 7-segment display	12	VGA connector
5	Slide switches (16)	13	Shared UART/JTAG USB port
6	LEDs (16)	14	External power connector
7	Pushbuttons (5)	15	Power Switch
8	FPGA programming done LED	16	Power Select Jumper

Figure 1.33. Legend for Figure 1.32.

- Check the operation for the two-input AND gate and fill out the following table. Remember we have selected switch SW0 for input “Inp_1”, switch SW1 for input “Inp_2” and led LED0 for the output “Outp”. Toggle the switches for the states shown in the table below and fill in the output by observing LED0. This table should confirm the truth table for a two-input AND gate.

SW0	SW1	LED0
0	0	
0	1	
1	0	
1	1	

4. Common errors:

During this experiment you might find your code will not synthesize, implement, or Vivado will not be able to generate the bitstream file. Some of the most common sources of issues include:

- If the constraint file is not defined correctly (missing pin assignment) Vivado will not be able to generate the bitstream (.bit) file. Check the “Messages” tab near the bottom for an error beginning with “Unconstrained Logical Port:” this means the pin location for one or more I/O is missing from your constraint file. An error starting with “Unspecified I/O Standard:” means one or more I/O pins were not assigned the right voltage (3.3V).



Figure 1.34. Message tab with information regarding implementation error.

- While running the simulation, because of the hard drive protection software on the lab computers, sometimes even if the testbench code is correct, Vivado will not be able to display the simulation results, showing only High Impedance Z in blue or logical “Don’t cares” X in red. As a first step, if you believe your testbench code to be correct re-run the simulation one more time. If the problem still persists, make sure the name of all corresponding variables is typed identically in all places (spaces, uppercase, underscores, etc.).

Part 2. Implementation of the NAND, OR, XOR, and NOT GATES using Xilinx's Vivado

1. Repeat the steps in part one of this experiment, but this time for a two-input NAND gate (NAND2). Open a New Project, do not try to include a new schematic file in the previous project.
2. Repeat the steps in part one of this experiment, but this time for a two-input OR gate (OR2). Open a New Project, do not try to include a new schematic file in the previous project.
3. Repeat the steps in part one of this experiment, but this time for a two-input XOR gate (XOR2). Open a New Project, do not try to include a new schematic file in the previous project.
4. Repeat the steps in part one of this experiment, but this time for an inverter gate (NOT). Open a New Project, do not try to include a new schematic file in the previous project. Use this truth table for the inverter circuit.

SW0	LED0
0	
1	

Part 3. Implementation of a two-input five-output logic circuit.

1. Implement the two-input and five-output logic circuit using the described steps
Simulate the five-outputs for all possible inputs. Upload the finished design into the BASYS board and verify its functionality using the following table.

A	B	LED0 (S)	LED1(W)	LED2(X)	LED3(Y)	LED4(Z)
0	0					
1	0					
0	1					
1	1					




Figure 1.35. 2-input, 5-output circuit for part 3.

Important: It is recommended to follow the procedures in this laboratory manual for writing the report for this experiment.

1. Summarize in your own words the steps required to complete every part of this experiment. Include the screen-shots (e.g. alt + print-screen to place a screen into the clipboard) of the process in your report to show the steps taken to complete this experiment.
2. Include and discuss the simulated results.
3. Give the truth table.
4. Follow the explanations in the Introduction section of this manual for details of how to write a well-structured report.
5. Look at the announcements in the course webpage for more information regarding this lab and what items to position in your report.

EXPERIMENT #2

Multi-Function Gate

Objective:

To design and build a Multi-Function Gate using the Xilinx's FPGA Vivado tools and to document the design. Xilinx's FPGA Vivado tools will be used to design, simulate and implement this multi-function gate to the BASYS 3 Board FPGA.

Discussion:

The Multi-Function gate in this experiment is a double input, single output gate that can be instructed to perform four different logic operations by placing a control value on the inputs X and Y. The instruction to this Multi-Function Gate is provided by the operation select bits, which thus determine how the gate will act. *Figure .1* shows the block diagram of such a gate. A and B form the data inputs and F the single output. X and Y are the operation select lines.




Figure 2-1: Block Diagram of Multi-Function Gate

Design Specifications:

The module should be synthesized such that for a given X and Y, F is a certain function of A and B. When X=0 and Y=0, the multi-function gate acts as an AND gate, therefore, $F=A \text{ AND } B$. When, X=0 and Y=1, the multi-function gate acts as an OR gate. When X=1 and Y=0, the multi-function gate acts as a NOR gate. Finally, when X=1 and Y=1 the multi-function gate acts as a NAND gate. The function codes are summarized in the table below.

X	Y	Function
0	0	AND
0	1	OR
1	0	NOR
1	1	NAND

Figure 2-2: Function codes for the multi-function gate

Pre-Laboratory Assignments:

1. Read this experiment carefully to become familiar with the experiment.
2. Represent the output F as a function of X, Y, A and B on a truth table.
3. Write the minimum logic expression, as a sum-of-products for the function F.
4. Draw logic diagrams for the above expressions using AND's, OR's, and Inverters.

Procedure:

1. Design and simulate the Boolean module using the VERILOG language in the Vivado. Generate printouts of the VERILOG file, timing diagram and test bench inputs. Be sure that all the sixteen input conditions have been met for A, B, X, and Y. Please take a look at the screenshots below as guidance for writing the code of your VERILOG file and test bench.

```

1  module multi_function(
2    ??????
3    ??????
4    input X,
5    input Y,
6    output F
7  )
8
9    assign F = ((~A) & (~B) & ??) ?? (??&B) | (??) ??
10
11 endmodule

```

Figure 2.3. Incomplete code for Experiment 2.

```

1 `timescale 1ns / 1ps
2 module Part_1_Sim(
3 );
4 //Inputs
5     ??????
6     ??????
7     reg X_t;
8     reg Y_t;
9 //Outputs
10    wire F_t;
11 //Instantiation of module or UUT
12 (Unit Under Test)
13     multi_function UUT(
14     .A(A_t),
15     ??????,
16     .X(X_t),
17     ??????,
18     .F(F_t)
19 );
20 //Initialization of inputs
21 initial
22 begin
23     ??????
24     B_t=1'b0;
25     ??????
26     ??????
27 end
28 //Test cases generation
29 always #10 A_t=~A_t;
30     ??????
31     ??????
32     ??????
33 endmodule

```

Figure 2.3. Incomplete code for the testbench of Experiment 2.

2. Now implement the design this procedure and configure the FPGA so that A is on SW0 (= V17), B is on SW1 (= V16), X is on SW6 (= W14), and Y is on SW7 (= W13). Also use LED7 (= V14) for the output F. Appendix D gives the pin details for the switches and the LEDs. Assign package pin and upload the design bitstream file into the board.

Questions:

(To be incorporated within the Conclusion section of your lab report.)

1. Can this Multi-Function Gate be operated as an Inverter? If yes, explain how.
2. Will the change in the number of inputs or outputs affect the number of operation select lines? Explain.
3. Will the change in the number of functions alter the number of operation select lines? Explain.
4. Have you met all the requirements of this lab (Design Specification Plan)?
5. How should your design be tested (Test Plan)?

EXPERIMENT #3

Three-Bit Binary Adder

Objective:

- To design a Binary Adder, which will add two binary words, three bits each, using discrete gates.
- To introduce iterative cell design techniques.

Discussion:

A Binary Adder can be designed as a parallel or serial adder with accumulation. For this experiment, the **parallel adder** will be designed to add two binary digits, three bits each, X (expressed as $X_2X_1X_0$) and Y (expressed as $Y_2Y_1Y_0$). The adder can be designed via the "brute force" method in which three, six variable Karnaugh maps are used to implement the functions representing the outputs of a three-bit addition. However, this method is not the most efficient so a different design approach, called the **iterative cell technique**, will be used. In the iterative cell technique, two binary numbers are presented in parallel to the cell as inputs. The rightmost cell adds the least significant bit X_0 and Y_0 to form a sum digit S_0 and carry digit C_0 . The next cell adds the carry C_0 to bits X_1 and Y_1 to form a sum digit S_1 and a carry digit C_1 . The last cell adds the carry C_1 to bits X_2 and Y_2 to form a sum digit S_2 and a carry digit C_{out} .

To design a network, a typical cell should be designed which adds a carry C_i to bits X_i and Y_i to generate a sum digit S_i and a new carry C_{out} as shown below. The circuit that realizes this function is referred to as a **full adder** cell. Please note that the operation on the least significant bits of X and Y does not include a carry-in signal. Thus a **half adder** circuit can be used for the rightmost cell. The diagrams below illustrate the functional blocks for a one-bit full adder and a one-bit half adder.




Figure 3.1. One-bit half adder (left) to be used in the LSb of the adder. One-bit full adder (right).

Pre-Laboratory Assignments:

1. Read this experiment carefully to become familiar with the requirements for this experiment.
2. Prepare and complete a truth table for the full adder cell. Transfer this information to a Karnaugh Map and obtain minimum expressions in both sum of products and product of sums forms.
3. Use Boolean algebra to reduce sum of products expression to a more workable expression. (i.e. XOR 's).
4. Represent the full adder and the half adder as logic diagrams.
5. Prepare a Verilog code of the complete three-bit adder circuit (your best design). It should not only include pin assignments but switch and LED assignments as well. See Appendix D for pin details used by the BASYS 3 board.




Figure 3.2. Block diagram for the 3-Bit Binary Adder

Procedure:

1. Use Verilog to design and simulate the 3-bit adder obtained in the pre-laboratory procedures. Use a bus for inputs.
2. Assign SW0-SW2 to $X_0 - X_2$, SW5-SW7 to $Y_0 - Y_2$, LED0 - LED2 to $S_0 - S_2$ and LED7 to C_{out} (carry out) on the BASYS 3 board. Download your design to the BASYS 3 board.
3. Verify that the three-bit adder adds the two binary numbers correctly on the BASYS 3 board. Include this verification in your lab report.
4. Please take a look at the code below for more information on how to write the code.

```

1 `timescale 1ns / 1ps
2 module FullAdder4Bit(
3   Cin,
4   X,
5   Y,
6   S,
7   Cout
8 );
9   input Cin;
10  input ****
11  input [2:0] Y;
12  ****
13  output ****;
14
15  wire ****,C1;
16
17  assign S[0]=X[0]^Y[0];
18  ****
19  assign S[1]=****;
20  assign C1=****;
21  ****
22  assign Cout=****| (Y[2]&C1);
23 endmodule

```

Figure 3.3. Incomplete code for a 4-bit full adder

```

1 module TestBench()
2   reg Cin_t;
3   ?????
4   ?????
5   ?????
6   wire Cout_t;
7
8   ???? UUT(
9     .Cin(Cin_t),
10    .X(X_t),
11    ?????
12    ?????
13    ?????
14  );
15
16 initial
17 begin
18   ?????
19   ?????
20   Y_t[2:0]=3'b000;
21 end
22 always #10 X_t[0]=~X_t[0];
23 ?????
24 ?????
25 always #80 Y_t[0]=~Y_t[0];
26 ?????
27 ?????
28 endmodule
29
30

```

Figure 3.4. Incomplete testbench code for Experiment.

Questions:

(To be incorporated in the Conclusion section of your laboratory report.)

1. Using full adder and half adder block diagrams, draw an 8-bit adder diagram.
2. Comment on the feasibility of designing an 8-bit adder using the brute force method.
3. Identify the advantages and disadvantages of the brute force method.
4. Identify the advantages and disadvantages of the iterative cell method.
5. Have you met all the requirements of this lab (Design Specification Plan)?
6. How should your design be tested (Test Plan)?

EXPERIMENT #4

Multiplexers in Combinational logic design

Objective:

The goal of this experiment is to introduce multiplexers in the implementation of combinational logic design.

Discussion:

The Multiplexer or Selector:

The basic function of the circuit is to select one of several inputs to connect to a single output line. Typical multiplexers (MUX's) come in 2:1, 4:1, 8:1 and 16:1. A MUX is composed of n selection bits that maps 2^n inputs to a single output. A TTL series 8:1 MUX is 74151, which is an eight to one (8:1) multiplexer. The data select lines are S_2 , S_1 , and S_0 (often called the control / selection lines). Each of the 8 possible combinations of S_2 , S_1 , and S_0 selects one of the 8 AND gates which maps one of 8 possible inputs to the output Y. The output of the selected AND gate will be the same as the input signal on the corresponding data input line. All other AND gate outputs will be '0'. The output of the OR function will be the same as the output of the selected AND gate. In this way, the input data associated with a selected line is routed to the output signal line. This operation is called Multiplexing. The 74151 has another input called the Enable Input (\bar{E}). The bar on the symbol specifies that the Enable input is active low. This means the output is enabled when the input signal is zero. Otherwise, the output is set to one when the recommended pull-up resistor is used. The \bar{E} input allows two cascaded 8:1 multiplexers to be combined together to form a single 16:1 multiplexer. Although multiplexers are primarily used for switching data paths they can also be used to realize general logic functions.

Pre-Laboratory Assignments:

1. Generate truth table of a 2:1 multiplexer. Determine the min-terms and write the Boolean expression for the output.
2. Write the Verilog code in both Logic form (assign statements) and Behavioral form for the Multiplexer depending on the inputs and outputs.

Procedure:

1. Using Xilinx's Vivado, design a 8:1 multiplexer in Verilog using Logic form (assign statements).

Procedural Verilog programming consists of a high-level definition of the desired behavior of the circuit using ‘if-else’ and ‘case’ statements. It relies on ‘always’ blocks to define the desired behavior, where each block is activated via the variables in the sensitivity list. The activation can be purely combinational or triggered by a positive/negative edge of a signal.

A procedural Verilog code looks like this:

```
always @(<sensitivity list>)
begin
<insert code here...>
end
```

Figure 4.1. Sample behavioral code

The procedural code starts with the ‘always’ keyword and the sensitivity list. The sensitivity list will be replaced with events. When the event happens, the code between ‘begin’ and ‘end’ will be executed. Otherwise, this code is in a ‘stand-by’ mode.

For example, let’s say our Verilog module has an input called ‘S’. The procedural code below is triggered when the signal ‘S’ changes. That is, when ‘S’ changes from 0 to 1 or when ‘S’ changes from 1 to 0, the procedural code between ‘begin’ and ‘end’ runs. These kinds of events are called asynchronous events since they can happen at any point in the execution.

```
always @(<sensitivity list>)
begin
<insert code here...>
end
```

Figure 4.2. Sample behavioral code with asynchronous events.

We have the choice or putting more than one signal in the sensitivity list. The code below triggers the procedural code when either ‘S’ or ‘Q’ changes. Notice here, we use the keyword ‘or’. This is not an OR gate. For a regular OR gate, use the symbol ‘|’.

```
always @ (S or Q) ...
```

Now, let’s look at an example combinational code (or logic code) and convert this code to procedural code:

```
// *** Combinational (or Logic) Code ***
module temp(A, O);
input [1:0] A; // input of 2 bits
output O; // output of 1 bit
assign O = A[0] & A[1];
endmodule
```

Figure 4.3. Sample combinational code.

The equivalent procedural Verilog code is shown below. The header and the input/output declarations are the same. Notice, however, in the procedural code, the output ‘O’ is also declared as a register in the line ‘output reg O;’. It is a rule that any output that is assigned a value in a procedural code (that is, between the ‘begin’ and ‘end’ keywords of an always block) should be defined as a register.

```
// *** Procedural Code ***
module temp(A, O);
input [1:0] A;
output reg O;// Declare the output as register!
always @ (A)
begin
    O = A[1] & A[0];
end
endmodule
```

Figure 4.4. Converted combinational code into behavioral code.

The next thing is to decide what to put in the sensitivity list. In this code, when any bit in the input changes (whether A[1] or A[0]), we need a new evaluation of the output ‘O’. So we put A in the sensitivity list. If either A[1] or A[0] changes, the total value of ‘A’ will change. We could have also used ‘always@(A[1] or A[0])’.

Between ‘begin’ and ‘end’ keywords, we assign ‘O’ its value. Notice that, here, we don’t use the ‘assign’ keyword since ‘O’ is declared as a register. The register is a container that contains data so we don’t need to do a continuous assignment which is done by ‘assign’.

Verilog also has some advanced features that we can use in the procedural code such as ‘nonblocking assignment’ and ‘blocking assignment’. Assume we have a register ‘A’=5 and a register ‘C’=10. The code below uses blocking assignments since it uses the ‘=’ sign. It means, C is assigned to A (therefore C=5) and, after that, B is assigned to C (therefore B=5). This is the same way as a programming language like C or Java. However, using blocking assignments in general is considered a BAD PRACTICE and should only be used with EXTREME caution since it can lead to undefined behavior or race conditions that can be hard to debug.

```
always@(<sensitivity list>)
begin
    C = A;
    B = C;
end
```

Figure 4.5. Sample code using blocking assignments.

Another way to do assignments is nonblocking assignments where the assignments occur in parallel. In the code below, the assignments are done using the ‘<=’ sign. It means the two assignments happen simultaneously. Starting with ‘A’=5 and ‘C’=10, we get: C=5 and B=10, unlike the result above.

```
always@(<sensitivity list>)
begin
    C <= A;
    B <= C;
end
```

Figure 4.6. Sample code using non-blocking assignments.

‘If-else’ conditional statements and ‘case’ statements can be used within a procedural block. The code below shows an example of using a case statement for a two-bit input B:

```
module test(A, B);
input [1:0] A; // input of 2 bits
output reg B; // Declare B as register since we use procedural code
always @(A)
begin
  case (A) // Starting the case statement
    2'b00: B = 0;
    2'b01: B = 1;
    2'b10: B = 1;
    2'b11: B = 0;
    default: B = 0;
  endcase // Ending the case statement
end
endmodule
```

Figure 4.7. Sample behavioral code with case statement.

Notice the syntax that we used to check the value of A. The first line is: 2'b00. This means the value we’re checking is 2 bits and in binary. For example, if we want to compare to the 4-bit binary value of 1101, we would write: 4'b1101. We could also provide the values in decimal. The code above becomes:

```
module test(A, B);
input [3:0] A; // input of 2 bits
output reg B; // Declare B as register since we use procedural code
always @(A)
begin
  case (A) // Starting the case statement
    0: B = 0;
    1: B = 1;
    2: B = 1;
    3: B = 0;
    default: B = 0;
  endcase // Ending the case statement
end
endmodule
```

Figure 4.8. Sample behavioral code with a 4 bit input and case statement.

Another way to write this procedural code is by using if-else statements as in the code below.

```
module test(A, B);
input [3:0] A; // input of 2 bits
output reg B; // Declare B as register since we use procedural code
always@(A)
begin
    if(A==0)
        B=0;
    else if(A==1)
        B=1;
    else if(A==2)
        B=1;
    else
        B=0;
end
endmodule
```

Figure 4.9. Sample behavioral code with a 4 bit input and if-else statement

2. Using Xilinx's Vivado Design Tool design a 8:1 multiplexer in Verilog using Behavioral form. Simulate this code and compare the simulation output to the truth table developed for the experiment. Use the count up option in the UUT waveform tool to vary the select input S from 000 binary to 111 binary.'
3. Click on Run Synthesis on saving the project. Once it is successfully completed, Click on Run Implementation.
4. Once RTL analysis is performed, another standard layout called the I/O Planning is available. Click on the drop-down button and select the I/O Planning layout. Expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to obtain the design that is created. Obtain a screenshot of the generated diagram to reproduce it in the report.
5. Expand the Open Synthesized Design under Synthesis tab of the Flow Navigator to obtain the Package View of the design generated. Assign the package pins accordingly. Connect the input word to SW8-SW15, the selector lines to SW4-SW6, and the O output should be linked to LED0 on the BASYS3 board. The value of I/O Std for all of these switches should be set to "LVCMOS33".

6. Once the package pins are assigned, save the constraints file by clicking ‘File’ > ‘Save Constraints’. Name and save the constraint file.
7. Then we should simulate the design using the XSim Simulator. Click Add Sources under the Project Manager tasks of the Flow Navigator pane. Select the Add or Create Simulation Sources option and click Next. We create a new file for simulation “*_Sim.v”. For the simulation file, we don’t need to set the I/O. Click OK in this step.
8. Double click on the “*_Sim.v” in the Sources window to type define the testbench as done in previous labs making sure to generate all combinations of the 11 inputs (8 bits for the input word and 3 bits for the select lines).
9. Click on Run Simulation > Run Behavioral Simulation under the Project Manager tasks of the Flow Navigator window. The test-bench and source files are compiled and the XSim simulator is run (assuming no errors). Click on the “Zoom Fit” icon to see all the spectrum of simulation.
10. In the last part, let’s click on the Generate Bitstream on the left hand menu towards the bottom. Vivado runs through both Run Synthesis and Run Implementation before it generates the bitstream automatically. This process generates the *.BIT file needed to program the FPGA.
11. Go to “Flow -> Hardware Manager” in the toolbar. Turn ON your board by pushing up its power switch. Click on “Auto Connect” icon in the Hardware Manager window. Click on the board name “xc7a35t_0(1)”. In the opened “Hardware Device Properties” window, make sure the bit file is selected for the “Programming file”. Next, right click on the board name and choose “Program Device...”. Once the status of the board goes to “Programmed”, then you can check the design functionality on the board by changing the state of switches.

Questions:

(To be incorporated within the Conclusion section of your lab report.)

- a) Investigate the function of a lookup table and describe how one works.
- b) Consider a 16 word by 1 bit lookup table. Give the values stored in each location 0000 binary (word zero) to 1111 binary (word fifteen) for the function F(w, x, y, z). The truth table that was generated in the pre-laboratory will help here.

EXPERIMENT #5

Decoder and Demultiplexer

Objective:

To introduce decoders and their use in selecting one output at a time. Verilog design language will be used to implement a 2-to-4 and a 3-to-8 decoder.

Discussion:

Decoder or Demultiplexer –

The Decoder or Demultiplexer performs an opposite function to that of the multiplexer. It connects one input line to one of several output lines. A decoder is another combinational logic device that acts as a "minterm detector".

Examine the spec sheet in Appendix A (starting on page 9 of Appendix A) for 74155. For an input word of n -bits, the decoder will have 2^n outputs, one for each minterm 0 to $2^n - 1$. When a bit pattern is placed on the decoder's inputs (which corresponds to a minterm), the corresponding decoder output will be '0' while the non-selected outputs will be '1'. Since the outputs are inverted (active low), a NAND gate is used to "OR" the minterms. The enable inputs allow for connecting two or more 74155's together to decode longer words. Logic functions can be implemented rather easily with a decoder. Rather than wiring logic gates to realize a sum-of-products, the desired minterms can be obtained by OR-ing the appropriate outputs from the decoder with a NAND gate if the outputs are active low or an OR gate if the decoder outputs are active high.




Figure 5-1. Cascaded decoders.

Pre-Lab Assignments:

1. Read this experiment to become familiar with this experiment.
2. Draft the Design Specification Plan.
3. Draft the Test Plan for the experiment.
4. Represent the following two functions in a truth table and in the minterm list form:
 - a) $F_1(X,Y,Z) = X \cdot Y + X \cdot Z + Y \cdot Z$
 - b) $F_2(W,X,Y,Z) = \overline{W \oplus X} \cdot \overline{Y \oplus Z}$

For the three input functions, obtain a schematic diagram using one 3-to-8 decoder (active high) and an OR gate. For the four input functions, you will need to use two 3-to-8 decoders in cascade.




Figure 5.2: 3-to-8 Decoder Component

Procedure:

1. Create a Verilog source file for the code of a 2-to 4 decoder and then Save the project file.

One way to implement the decoder is to use if-else statements, which have the following format:

1	if(expression)
2	begin
3	//program code for if condition
4	end
5	else if(expression)
6	begin
7	//program code else-if condition
8	end
9	else
10	begin
	//program code for else condition
	end

Figure 5.3. Example if, else-if, else format for Verilog code.

The conditional operators that can be used with an if-else statement, are the same as C programming language:

<	Less than
<=	Less than or equal
>	Greater than
>=	Greater than or equal
==	Equal to
!=	Not equal to

Figure 5.4. Some conditional operators in Verilog

In figure 5.5 you will find a template for your code. You need to fill the procedural code that implements a decoder.

```

1  module mydecoder24vlog (en, in, out);
2    input en; // Enable signal
3    input [1:0] in;
4    output ??? [3:0] out; // Declare 'out' as a register
5    always@(????) // Fill the sensitivity list begin
6      if(en==1)
7        begin
8          case(in)
9            2'b00: out = 4'b0001;
10           2'b01: ??? // Fill this line
11           ??? // Fill this line
12           ??? // Fill this line
13         endcase
14       end
15     else
16       begin
17         out = ??? // What should 'out' be?
18       end
19   endmodule

```

Figure 5.5. Template code for a 2-to-4 decoder with active high outputs and enable.

First, modify line 4 to declare the output ‘out’ as a register. We need to do this since we’ll assign a value to ‘out’ in the procedural code (between ‘begin’ and ‘end’ keywords).

Then, fill the sensitivity list. You should ask the question: when should this code refresh, that is, run again? Typically, a code should refresh if any one of its inputs changes.

The first if-statement checks if the enable signal is 1. If it is, the decoder will see the value of the input to determine which output to assert. Only one output will be ‘1’ in this case and the other outputs are ‘0’. In the first line of the case statement, if the input is 00, the output is 0001. That is, the line out[0] is ‘1’ and the other output lines are ‘0’. Fill the remaining lines in the case statement.

Finally, if the enable is ‘0’, all the outputs should be ‘0’. This assignment can be done in one line. Fill it in the code.

The figure below shows you the 3-to-8 decoder that we will build in Verilog. We will use a programming mode in Verilog called ‘structural’. In the structural mode, we describe the structure of the circuit, which we have in the figure below. By looking at the figure, we can see that we need two 2-to-4 decoders (we’ll use the procedural model that we created ‘mydecoder24vlog’) and one inverter.

2. Create a Verilog source file for the code of a 3-to 8 decoder and then Save the project file.




Figure 5.6: A 3-to-8 Decoder Built with Two 2-to-4 Decoders

Figure 5.7 shows the template of a 3-to-8 decoder ‘mydecoder38vlog’ defined using Structural Verilog. If we look at figure 5.6, we can see most signals are either an input (I0, I1, I2) or an output (O0 through O7). However, the signal named “wire1” is an internal signal used to carry the output of the inverter to the enable pin of the second 2-to-4 decoder.

```

1 module mydecoder38vlog (in, out);
2   input [2:0] in; // 3-bit input
3   output [7:0] out; // 8-bit output
4   wire wire1; // Declaring a wire
5   //module mydecoder24vlog (en, in, out);
6   mydecoder24vlog decoder1 (in[2], in[1:0], out[7:4]);
7   mydecoder24vlog decoder0 (???, ???, ???);
8   not inverter0 (wire1, in[2]);
9 endmodule

```

Figure 5.7. Structural Verilog code for a 3-to-8 decoder with active high outputs.

For our 3-to-8 decoder we will need to declare two instances of the module ‘mydecoder24vlog’. Since the 2-to-4 decoder module is in the same folder, Vivado will find it. Line 5 declares a 2-to-4 decoder and calls it ‘decoder1’. You can call this name anything you want. It’s like in C language when we write ‘int x;’. The term ‘int’ is the variable type and the term ‘x’ is the variable name that we can call anything we want. Here, the type is ‘mydecoder24vlog’, the module that we wrote earlier. Also, notice that we put the header of ‘mydecoder24vlog’ commented out. We need the header because when we make an instance of the 2-to-4 decoder, we need to provide the input and output in the same order as in that module. Therefore, we should provide the enable signal first, the input (a bus of 2 bits) second and finally, the output, a bus of 4 bits. By looking at the figure, we can see that the enable signal of the upper decoder is ‘I2’, therefore, we replace it with ‘in[2]’. We have also filled the input and output signals of the upper decoder. Fill the instance line of the second decoder. For the inverter, we should provide the output first, ‘wire1’, and then the input second, ‘in[2]’, as in the figure.

3. Click on Run Synthesis on saving the project. Once it is successfully completed, Click on Run Implementation.
4. Once RTL analysis is performed, another standard layout called the I/O Planning is available. Click on the drop-down button and select the I/O Planning layout. Expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to obtain the design that is created. Obtain a screenshot of the generated diagram to reproduce it in the report.
5. Expand the Open Synthesized Design under Synthesis tab of the Flow Navigator to obtain the Package View of the design generated. Assign the package pins accordingly. The 3-Bit Inputs will be assigned to the switches SW0, SW1, and SW2 and the O output should be linked to LED0 though LED7 on the BASYS3 board. These names can also be found inside the parentheses below the switches and the ones in the right side of the LEDs on the board. The value of I/O Std for all of these switches should be set to “LVCMOS33”.
6. Once the package pins are assigned, save the constraints file by clicking ‘File’ > ‘Save Constraints’. Name and save the constraint file.
7. Then we should simulate the design using the built in simulator. Click Add Sources under the Project Manager tasks of the Flow Navigator pane. Select the Add or Create Simulation Sources option and click Next. We create a new file for simulation “*_Sim.v”. For the simulation file, we don’t need to set the I/O. Click OK in this step.
8. Double click on the “*_Sim.v”. in the Sources window to and generate a simulation testbench as in previous experiments. Generate an instance of the 3-to-8 decoder and iterate through all the 8 possible combinations of the inputs (from 000 to 111).

9. Click on Run Simulation > Run Behavioral Simulation under the Project Manager tasks of the Flow Navigator window. The test-bench and source files are compiled and the XSim simulator is run (assuming no errors). Click on the “Zoom Fit” icon to see all the spectrum of simulation.
10. In the last part, let's click on the Generate Bitstream on the left hand menu towards the bottom. Vivado runs through both Run Synthesis and Run Implementation before it generates the bitstream automatically. This process generates the *.BIT file needed to program the FPGA. The following window will be opened if the bitstream is generated.
11. Go to “Flow > Hardware Manager” in the toolbar. Turn ON your board by pushing up its power switch. Click “Auto Connect” icon in the Hardware Manager window. Click on the board name “xc7a35t_0 (1)”. In the opened “Hardware Device Properties” window, make sure the bit file is selected for the “Programming file”. Next, right click on the board name and choose “Program Device...”. Once the status of the board goes to “Programmed”, then you can check the design functionality on the board by changing the state of switches.
12. Once the simulation is completed, verify if the outputs are in sync with code.
13. Download the design BASYS 3 board and verify that the design works correctly using the truth table.

Questions:

(To be incorporated within the Conclusion section of your lab report.)

1. If the decoder has active low outputs (74155) instead of active high outputs as the case for our 3-to-8 decoder, why can a *NAND* gate be used to logically OR its outputs?
2. Which MSI function, multiplexer or decoder would best implement multiple output functions (i.e. many functions of the same input variables)? Why?
3. What are the advantages of using an FPGA over MSI devices or SSI devices?
4. In this experiment, we used the enable line in the 2-to-4 decoder to build a 3-to-8 decoder from two 2-to-4 decoders. What needs to be added to our 3-to-8 decoder in order to be able to build a 4-to-16 decoder using two 3-to-8 decoders? What would we need to add to said 4-to-16 decoder in order to build a 5-to-32 decoder using two 4-to-16 decoders? Draw a schematic of a 5-to-32 decoder using four 3-to-8 decoders.
5. Write the Test Plan of how this experiment should be tested.
6. Write the Product Specification Plan to verify all the requirements have been met.

EXPERIMENT #6

Random Access Memory

Objective:

To examine the use of RAM (and ROM) as means of realizing combinational logic circuits.

Discussion:

Read/Write Memory (RAM): RAM is a memory device which can be used as another means of implementing combinational logic. A memory device is a MSI (Medium Scale Integration), LSI (Large Scale Integration) or VLSI (Very Large Scale Integration) circuit, depending on the memory size circuit. The RAM chip contains an array of semiconductor devices, which are interconnected to store an array of binary data. Data words are stored in different locations on a RAM, each location being unique. These locations are accessed by addresses. The word length and the number of addresses depend on the size of a particular RAM. Data words can be written into or read from the RAM by accessing it with the desired or respective address. RAM is a volatile memory device. It must be "powered" on whenever data is to be written or read from it, and it loses all the stored information when the power is shut off. One of the advantageous features of this device is that it allows for the change in the stored data during the operation. A typical FPGA can implement memory devices in several different word lengths and word widths. For this experiment, the memory device of interest will be the 32 word by 4 bit (ram32x4s) static random access memory. Memory expansion or "cascading" is achieved through multiple chip select inputs.

Read Only Memory (ROM): A Read-Only Memory (ROM) is an LSI or VLSI circuit, which consists of coupling devices (most often diodes). Binary data is stored in the ROM by coupling an address minterm line (word line) to an output line (bit line). It can be read out whenever desired, but the data which is stored cannot be changed under normal operating conditions. A ROM with n input lines and m output lines contains an array of 2^n words and each word is m bits long. The input lines serve as an address to select one of the 2^n words. When an input combination is applied to the ROM, the pattern of 0's and 1's which is stored in the corresponding word in the memory appears at the output lines. The basic structure of the ROM consists of a decoder and a memory array. The n inputs are directed to the n inputs of the decoder and when a pattern of n 0's and 1's is applied to the input, exactly one of the decoder outputs is 1. The decoder output pattern stored in this word is transferred to the memory output lines. Unlike the RAM, the ROM is a nonvolatile memory device and what is stored at each location can not be changed.

Pre-Laboratory Assignment:

1. Read this experiment carefully to become familiar with the experiment.

2. Read section 9.6 of the Roth text for further discussion on ROM.
3. Given the Function $F1(w, x, y, z)$ and $F2(x_1, x_0, y_1, y_0)$, write the truth table for each function.

$F1(w, x, y, z)$ - Specified by the lab instructor

$F2(x_1, x_0, y_1, y_0)$ is a two bit adder. The function $F2(x_1, x_0, y_1, y_0)$ has 3 outputs - 2 bits for the sum and 1 bit for the carry out C_{out} .

4. The variables w, x, y and z or x_1, x_0, y_1 and y_0 are inputs that are tied to the address lines of the RAM or ROM. Prepare a truth table with inputs A3, A2, A1 and A0 from 0000 to 1111 (16 combinations representing w, x, y and z or x_1, x_0, y_1 and y_0) and outputs O0, O1, O2 and O3. O0 represents the output of the function $F1(w, x, y, z)$, O1 and O2 represents the two bits for the sum and O3 represents the carry out C_{out} bit. The truth table should have the following columns:

A3	A2	A1	A0	O3	O2	O1	O0
0	0	0	0				
0	0	0	1				
1	1	1	1				

Figure 6.1. Truth table template for composite function using ROM

Each of the input word 0000 to 1111 represents one memory location of the RAM. The output of each word represents the data to be written in the corresponding memory location. Since in this experiment you have 16 input words, you need 4 address lines A3 – A0.




Figure 6.2. Diagram of a single port, active high write enable with 4-bit address and 4-bit width data.

5. Write the test plan and constraints code of this experiment on how it should be tested.
6. Write the Design Specification Plan for this experiment

Procedure:

1. Using Xilinx's Vivado and Verilog s, implement the 16 word by 4 bit design given in the pre-laboratory. The Verilog Code can be implemented using the code from figure 6.3.
2. Synthesize and implement this device. The data will be written into the RAM on the Basys 3 board.

```

1  module RAM(
2    input [3:0] Data,
3    input [3:0] Add,
4    output [3:0] Out,
5    input WE
6  );
7
8    reg [3:0] Mem [0:15];
9
10   always@(?)
11   begin
12     if(?)
13       Mem[Add]<=?;
14     assign ??=Mem[Add];
15
16   endmodule
17
18

```

Figure 6.3. Incomplete verilog code for the RAM module.

3. Generate programming file. Download the implemented design to the Basys-3 board. Download the design in Step 1 to the Basys-3 board address pins, data pins, and write button along with the output LED's using the package pins. Generate a new truth table to verify that the design works correctly.
4. To write to this memory device, the address 0000 to 1111 will be used. The inputs $A_3 - A_0$ of the truth table in Step 4 of the pre-lab form the input to the address lines. The data to be written (O_3-O_0 of the truth table) is selected on $D_0 - D_3$. The “WE” (U17) is selected high first “WE” (state ‘1’), the data on the data lines (SW4 – SW7) will be written in the address specified by the address lines (SW0 – SW3).
5. Write into all the 16 address locations 0000 to 1111 of the RAM by each time selecting a particular address on SW0-SW3 and the corresponding data on SW4-SW7 and enabling WE.
6. When the push button for WE is not pressed then the state is $WE = 0$ i.e. the RAM is in the read mode. Now feed in the 16 address locations in the address line (SW0 – SW3) and verify that the LED outputs match with the truth table of Step 4 of the prelab.
7. Verify that the function $F1(w, x, y, z)$ is written into the RAM and verify that it implements this function correctly. Generate a truth table of the implemented design.
8. Verify that the function $F2(x_1, x_0, y_1, y_0)$ is written into the RAM and verify that it implements this function correctly. Do not forget that this function has 3 outputs. Verify that function F2 performs a two-bit addition correctly. Generate a truth table of the implemented design.

Questions:

(To be incorporated within the Conclusion section of your lab report.)

1. Discuss the advantages of using RAM for implementing combinational functions.
2. Which one is more practical, read/write memory or read only memory? Explain.
3. Some memory devices have only one set of data lines for both input and output. What is the advantage and disadvantage of having the input and output lines separately or shared?
4. Have you met all the requirements of this lab (Design Specification Plan)?

5. How should your design be tested (Test Plan)?
6. What is the advantage of using RAM or ROM memory to implement combinational logic?
7. How can two 32x4s devices be combined together to form one 64 by 4 bit memory system?

EXPERIMENT #7

Flip-Flop Fundamentals

Objective:

To build and investigate the operation of an asynchronous SR flip-flop, clocked SR flip-flop and clocked D flip-flop.

Discussion:

Asynchronous SR Flip-flop:

An asynchronous (un-coded) SR flip-flop is easily represented by two cross-coupled NAND gates preceded by two inverters as shown in Figure 8-1. When inputs S and R are both '0', the outputs are stable; when $S = 1$ and $R = 0$, Q is set to '1' (\bar{Q} is set to '0'); and when $S = 0$ and $R = 1$, Q is reset to '0' (\bar{Q} is set to '1'). The SR flip-flop operation is undefined when both inputs S and R are set to '1'. This condition is analogous to the flip-flop being set and reset at the same time thus causing an ambiguous output condition where $Q = \bar{Q} = '1'$. The state transition table for this SR flip-flop is shown in Figure 7.3. Q^v is the present state and Q^{v+1} is the new state for the output Q.




Figure 7-1: Asynchronous SR Flip-Flop




Figure 7-2: Asynchronous SR Flip-Flop Block Diagram

R	S	Q^v	Q^{v+1}
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1 (Not Allowed)	1 (Not Allowed)	0	1
1 (Not Allowed)	1 (Not Allowed)	1	1

Figure 7-3: Asynchronous SR Flip-Flop State Transition Table

Clocked SR Flip-flop:

A clocked SR flip-flop is created by ANDing (or windowing) the S and R inputs with a clock. The SR flip-flop as shown in Figure 7-1 has inverters on the inputs. The AND gate and the inverter can be replaced with a NAND gate as shown in Figure 7-4. Figure 7-5 gives its schematic representation.




Figure 7-4: Clocked SR Flip-Flop




Figure 7-5: Clocked SR Flip-Flop Block Diagram

The clock is represented by the line C. When the clock is high or '1', then the device operates similar to an asynchronous SR flip-flop. However, when the clock is low or '0' then the outputs are stable and not permitted to change or "latched". The clock acts as a window. When it is high, the flip-flop becomes sensitive to the inputs but when the clock falls low, the output state can no longer change and is therefore determined by the last set or reset condition on the S and R inputs. Thus the device is no longer sensitive to changes on the inputs beginning at the falling edge of the clock. Only when the clock goes back to '1' will the device become sensitive to the inputs again. This clocked SR flip-flop is also sometimes referred to as a positive level SR flip-flop.

Clocked D Flip-flop:

A D Flip-flop can be created by adding an inverter between the S and R inputs of the clocked SR flip-flop, as shown in Figure 7.6. Its schematic input is given in Figure 7.7. The input is now referred as the Data or D input. When the clock is one, whatever appears on the D input appears on Q and when the clock goes from a '1' to a '0', the last value on the D input is the value held on the Q output.




Figure 7-6: Clocked D Flip-Flop




Figure 7-7: Clocked D Flip-Flop Block Diagram

The state transition table for the D flip flop is given in Figure 7-9. This table only has 4 rows, one for D and one for the present state Q^v . The new output Q^{v+1} is equal to the D data input.




Figure 7-8: Clocked D Flip-Flop Block Diagram

D (Data)	Q^v	Q^{v+1}
0	0	0
0	1	0
1	0	1
1	1	1

Figure 7-9: Clocked D Flip-Flop State Transition Table

There is an important difference in the testing of the circuits with memory. The test sequence is no longer an application of all of the possible inputs. The sequence must consider the state or value of the memory of the circuit. For the SR flip-flop, the S and R inputs must first put the flip-flop in a known state (e.g., SR = 01 resets Q to 0). The next inputs of SR=00 are used to check the condition $SRQ+ = 000$. Since Q will remain 0, the next inputs of SR = 01 will test the condition $SRQ+ = 010$. In this way, a test sequence is developed and used to program the sequence SR = 01, 00, 01... developed above is the start of the test sequence). For the SR flip-flop, there are two inputs S and R. The state transition table of Figure 7-3 has eight rows to count for the present state Q^v . The inputs that form the transition table are S, R, and Q^v .

Procedure:

1. Design and simulate the **asynchronous SR flip-flop** circuit using Xilinx Vivado. Create VERILOG source file and then expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to create the schematic circuit. During the simulation make sure that all rows of the transition table are simulated. Set the test bench to have enough time cycle through all possible inputs and present values for Q. **Modify the screen shots below to include the output Q' in your design.**

The screenshot shows the Vivado IDE interface with two main windows:

- PROJECT MANAGER - project_1**: This window shows the project structure with a single source file "sr_ff.v". The code for "sr_ff.v" is displayed:

```

23 module sr_ff(
24   input wire s,
25   input wire r,
26   output reg q;
27 );
28
29
30   always@(s,r)
31   begin
32
33     if(s==1'b0 && r==1'b0)
34       q=q;
35
36     else if (s==1'b1 && r==1'b0)
37       q=??:;
38
39     else if(s==1'b0 && r==1'b1)
40       q=??:;
41
42     else if(s==1'b1 && r==1'b1)
43       q=??:;
44
45

```

- SIMULATION - Behavioral Simulation - Functional - sim_1 - sr_sim**: This window shows the simulation environment with a source file "sr_sim.v". The code for "sr_sim.v" is displayed:

```

23 module sr_sim(
24
25   );
26
27   reg s_t;
28   reg r_t;
29   wire q_t;
30
31   sr_ff UUT(
32     .s(s_t),
33     .r(r_t),
34     .q(q_t)
35   );
36
37   initial begin
38
39     s_t = 1'b0;
40     r_t = 1'b0;
41
42   end
43
44   always #10 s_t = ~s_t;
45   always #20 r_t=r_t;
46
47 endmodule

```

2. Configure the Basys 3 board * (simply input the “Site” table next to the input/output to the desired pin) . From Appendix D, for BASYS 3 board, R is on SW0 (PIN V17) and S is on SW1 (PIN V16). Use LED0 (PIN U16) for the output Q and use LED1 (PIN E19) for the output Q'.
3. Generate *.BIT file and download the configuration file to the BASYS 3 board. Verify that the SR flip-flop works correctly.

4. Design and simulate the **clocked SR flip-flop** circuit using Xilinx Vivado. Create VERILOG source file and then expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to create the schematic circuit. During the simulation make sure that all rows of the transition table are simulated. Set the test bench to have enough time cycle through all-possible inputs and present values for Q. **Modify the screen shots below to include the output Q'** in your design.

5. Configure the BASYS 3 (simply input the “Site” table next to the input/output to the desired pin). From Appendix D, for BASYS 3 board, R is on SW0 (PIN V17) and S is on SW1 (PIN V16). Use LED0 (PIN U16) for the output Q and use LED1 (PIN E19) for the output Q'.

6. Generate *.BIT file and download the FPGA configuration file for Steps 4 and 5 to the BASYS board. Verify that the clocked SR flip-flop works correctly.

```

module SR_CLK(
    input s,
    input r,
    inout clk_edge,
    output reg q
);
    always@(posedge clk_edge)
        begin
            if(????)begin
                if(s==1'b0 && r==1'b0)
                    ???
                else if (s==1'b1 && r==1'b0)
                    ???
                else if(s==1'b0 && r==1'b1)
                    ???
                else if(s==1'b1 && r==1'b1)
                    ?????;
            end
        end
endmodule

```

```

Project Summary  x | SR_CLK.v *  x | sr_clk_sim.xdc  x | sim_1
C:/Users/leeba/project_2.srcs/sim_1/new/sim_clk.v

Q | F | ← | → | X | D | C | // | E | ? |

21
22
23 module sim_clk(
24
25 );
26   reg s_t;
27   reg r_t;
28   reg clk_t;
29   wire q_t;
30   SR_CLK UUT(
31     .s(s_t),
32     .r(r_t),
33     .clk_edge(clk_t),
34     .q(q_t)
35   );
36 initial begin
37   s_t = 1'b0;
38   r_t = 1'b0;
39 end
40 always #30 clk_t = ~clk_t;
41
42
43

```

7. Design and simulate the **clocked D flip-flop** circuit using Xilinx Vivado. Create VERILOG source file and then expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to create the schematic circuit. In the Verilog-based implementation of the clocked D flip-flop, do not forget to use the always @(*expression*) operator. Make sure that the expression used covers all conditions of D and of the clock input. Be sure to simulate all possible conditions for D input and the present value of Q^v. During the simulation make sure that all rows of the transition table are simulated. Set the test bench to have enough time cycle through all-possible inputs and present values for Q.

PROJECT MANAGER - project_1

Project Summary | d_ff.v* | sr_sim.v*

C:/Users/leeba/project_1.srcs/sources_1/new/d_ff.v

Source File Properties

```
13 : //  
14 : // Dependencies:  
15 : //  
16 : // Revision:  
17 : // Revision 0.01 - File Created  
18 : // Additional Comments:  
19 : //  
20 : ///////////////////////////////////////////////////////////////////  
21 :  
22 : module d_ff(  
23 :     input d,  
24 :     input clk_sig,  
25 :     output reg q,  
26 :     output reg q_prime  
27 : );  
28 :  
29 :     always@(posedge clk_sig)  
30 :     begin  
31 :         ???  
32 :     end  
33 : endmodule  
34 :  
35 :<
```

Tool Console | Messages | Log | Reports | Design Runs

Project Summary | d_ff.v* | sr_sim.v*


C:/Users/leeba/project_1.srcs/sim_1/new/sr_sim.v

Source File Properties

```
23 : module sr_sim(  
24 :  
25 :     );  
26 :     reg d_t;  
27 :     reg clk_t;  
28 :     wire q_t;  
29 :     wire q_p_t;  
30 :  
31 :     d_ff UUT(  
32 :         .d(d_t),  
33 :         .clk_sig(clk_t),  
34 :         .q(q_t),  
35 :         .q_prime(q_p_t)  
36 :     );  
37 :  
38 :     initial begin  
39 :         ??????  
40 :     end  
41 :  
42 :     ??????????????????  
43 : endmodule  
44 :<
```

- Configure the FPGA (simply input the “Site” table next to the input/output to the desired pin). From Appendix D, for BASYS 3 board, D is on SW0 (PIN V17). Use LED0 (PIN U16) for the output Q and use LED1 (PIN E19) for the output Q’.

9.



- Finalize the Test Plan of this experiment on how it should be tested.
- Finalize the Design Specification Plan for this experiment.

Questions:

(To be incorporated within the Conclusion section of your lab report.)

1. What are the advantages and disadvantages of each flip-flop?
2. Draw an asynchronous SR flip-flop schematic using NOR gates.
3. Using the lectures textbook, look up level flip-flops versus edge flips-flops and discuss the difference.
4. What are some applications that might require the use of flip-flops?
5. Another type of edge flip-flop is the Toggle (T) flip-flop. Discuss how this flip-flop works and give its state transition table.
6. How can the VERILOG program that implemented the D flip-flop in this experiment be converted to a positive edge or a negative edge D flip-flop?

EXPERIMENT #8

Designing with D-Flip flops: Shift Register and Sequence Counter

Objective:

To introduce the student to the design of sequential circuits using D flip-flops. A 4-bit parallel load register, used as a right shift register and as a left shift register, will be implemented. Additionally, a set of D flip-flops will be used to design and build a sequence counter.


Discussion:

Part 1: Shift Register

Given 4 D flip-flops with inputs D_0, D_1, D_2, D_3 , and outputs O_0, O_1, O_2, O_3 , a right shift produces an output of $D_0 \rightarrow O_0, O_0 \rightarrow O_1, O_1 \rightarrow O_2$, and $O_2 \rightarrow O_3$. In this case, the original content of O_3 is lost.


A shift left operation produces an output of $O_0 \leftarrow O_1, O_1 \leftarrow O_2, O_2 \leftarrow O_3$, and $O_3 \leftarrow D_3$. In the shift left case, the original content of O_0 is lost.

A shift register can also have a parallel load feature that allows all of the D flip-flops to be loaded in one clock edge to produce $D_0 \rightarrow O_0, D_1 \rightarrow O_1, D_2 \rightarrow O_2$, and $D_3 \rightarrow O_3$.



Part 2: General Sequence Counter

A sequence counter, which counts in a fixed loop, is a sequential machine that transitions from one state to the next at every clock edge. This counter has no inputs and is designed, using memory elements (typically D flip-flops), to follow a specified sequence.



Pre-Laboratory Assignments:

Part 1: Shift Register

1. Read the description of the 7495 Shift Register found in Appendix A (A-5, A-6) and analyze the logic diagram. This will help you understand how a parallel load shift register works and design your own circuit.
2. Design a four bit right and left shift register that implements the following truth table. Use AND gates, OR gates and 4 positive edge clocked D flip-flops to implement the design.
3. Create VERILOG source file for the design in Step 2 with D_0 through D_3 , set to SW0 – SW3 (PINS V17, V16, W16, and W17) and O_0 through O_3 set to LED0 to LED3 (PINS U16, E19, U19, and V19). The LOAD input should be connected to SW7 (PIN W13), L/R should be on SW6 (PIN W14), and the CLK input should be connected to an input push button BTND (PIN U17), and then expand the Open Elaborated Design entry under the RTL Analysis tasks of the Flow Navigator pane and click on Schematic to create the schematic circuit.

CLK	LOAD	L/R Shift	O_0	O_1	O_2	O_3
↑	1	X	D_0	D_1	D_2	D_3
↑	0	0	D_0	O_0	O_1	O_2
↑	0	1	O_1	O_2	O_3	D_3

4. A draft of the test plan.
5. A draft of the design specification plan

Part 2: General Sequence Counter

1. Obtain from your lab instructor the state sequence.
2. Referring to the lecture text, read the section on sequential design using D flip-flops. Understand the steps to convert a state diagram to a state transition table.
3. Design the sequence counter assigned by the lab instructor, using D flip-flops.
4. Include in your design the state diagram, state transition table, legend, next state equations, and schematic diagram.
5. A draft of the test plan.
6. A draft of the design specification plan

Procedure:

Part 1: Shift Register

1. Design the four bit left and right shift register using Xilinx Vivado (VERILOG source file). Use four D flip-flops, one for each bit of storage. The clock input should be connected to a push button so that every time the push button is pressed, the shift register sees a clock pulse to either load data into it or shift its data left or right. Switches are notorious of producing many edge transitions when they go from ‘on’ to ‘off’ or ‘off’ to ‘on’ (sometimes). These extra edges result in extra clock edges to the shift register clock input when a single clock edge is expected. Since the D flip-flops are edge triggered in the shift register, these extra edges result in the shifting of its bits by more than one bit at a time.
2. Create the schematic circuit from the VERILOG file and simulate the circuit and verify that it correctly implements the function of a left / right shift register.
3. Download the Verilog-based implemented circuit to the BASYS board with D_0 through D_3 set to SW0 – SW3 (PINS V17, V16, W16, and W17) and O_0 through O_3 set to LED0 – LED3 (PINS U16, E19, U19, and V19). The LOAD input should be connected to SW7 (PIN W13), L/R should be on SW6 (PIN W14), and the CLK input should be connected to the down push button, BTND (PIN U17). You will need to overwrite the pin for the CLK signal.

4. Test your circuit on the board and write your observations in your lab report.

Part 2: Sequence Counter

1. Design the sequence counter using Xilinx Vivado. Consider the required number of D flip-flops.
2. Create the schematic circuit from the VERILOG file and simulate the circuit of final design in your lab report.
3. Simulate the circuit and verify that it correctly implements the function of the sequence counter.
4. Download the Verilog-based implemented design into the BASYS board with O_0 through O_N set to LED0 to LEDN (N is the number of bits required to implement the sequence counter). The PIN of LED0 is U16, and find the rest by yourself. The CLK input should be connected to the down push button, BTND (PIN U17). Also, generate a new state transition table to verify that the design works correctly. Describe what you observed during this test in your lab report.

Questions:


(To be incorporated within the Conclusion section of your lab report.)

1. What happens if there is noise on the clock input for both part 1 and part 2?
2. How can the shift register of part 1 be expanded to 8 bits? Draw a schematic of this shift register.
3. What happens to the shift register of part 1 if during the left shift operation O_3 is tied to D_0 ?
4. What happens to the shift register of part 1 if during the right shift operation O_0 is tied to D_3 ?
5. What problems may arise due to the placement of “don't cares” in the next states of states that are not desired?
6. How would one avoid the problems that the “don't cares” might produce?
7. Discuss the issues of using switches as clock inputs to edge triggered devices.


Appendix A

Spec Sheets


Pin Outs For Common Chips




7400




7402




7404




7408




7410




7420




7427




7430




7432




7486




7495



74151



74155



6810

Signetics

7400, LS00, SO0 Gates

Quad Two-Input NAND Gate
Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7400	9ns	8mA
74LS00	9.5ns	1.6mA
74S00	3ns	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N7400N, N74LS00N, N74S00N
Plastic SO	N74LS00D, N74S00D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

H = HIGH voltage level

L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
A, B	Inputs	1u	1Su	1LSu
Y	Output	10u	10Su	10LSu


NOTE:

Where a 74 unit load (u) is understood to be $40\mu A I_{OL}$ and $-1.6mA I_{OH}$, a 74S unit load (Su) is $50\mu A I_{OL}$ and $-2.0mA I_{OH}$, and 74LS unit load (LSu) is $20\mu A I_{OL}$ and $-0.4mA I_{OH}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gates

7400, LS00, S00


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _H	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _H	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70			°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			74LS			74S			UNIT	
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max		
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _H	HIGH-level input voltage	2.0			2.0			2.0			V
V _L	LOW-level input voltage			+0.8			+0.8			+0.8	V
I _H	Input clamp current			-12			-18			-18	mA
I _{OH}	HIGH-level output current			-400			-400			-1000	μA
I _{OL}	LOW-level output current			16			8			20	mA
T _A	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

Input Pulse Definition

DEFINITIONS

- R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are IN916, 1N3064, or equivalent.
- t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Gates

7400, LS00, S00


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	7400			74LS00			74S00			UNIT	
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max		
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IN} = MIN, V _O = MAX, I _{OH} = MAX	2.4	3.4		2.7	3.4		2.7	3.4		V	
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IN} = MIN	I _{OL} = MAX	0.2	0.4		0.35	0.5		0.5	0.5	V	
		I _{OL} = 4mA (74LS)				0.25	0.4				V	
V _{IC} Input clamp voltage	V _{CC} = MIN, I _i = I _{IC}			-1.5			-1.5			-1.2	V	
I _i Input current at maximum input voltage	V _{CC} = MAX	V _i = 5.5V		1.0						1.0	mA	
		V _i = 7.0V					0.1				mA	
I _{EH} HIGH-level input current	V _{CC} = MAX	V _i = 2.4V		40							μA	
		V _i = 2.7V				20			50		μA	
I _{EL} LOW-level input current	V _{CC} = MAX	V _i = 0.4V		-1.6		-0.4					mA	
		V _i = 0.5V								-2.0	mA	
I _{OS} Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
I _{SC} Supply current (total)	V _{CC} = MAX	I _{ODH} Outputs HIGH		4	6	0.6	1.6		10	16	mA	
		I _{OL} Outputs LOW		12	22	2.4	4.4		20	36	mA	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{SC} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



Waveform 1. Waveform For Inverting Outputs

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	74		74LS		74S		UNIT	
		C _L = 16pF, R _L = 400Ω		C _L = 16pF, R _L = 2kΩ		C _L = 15pF, R _L = 280Ω			
		Min	Max	Min	Max	Min	Max		
t _{PLH} Propagation delay	Waveform 1		22 15		15 15		4.5 5.0	ns	

Signetics

7495, LS95B Shift Registers

4-Bit Shift Register Product Specification

Logic Products

FEATURES

- Separate negative-edge-triggered shift and parallel load clocks
- Common mode control input
- Shift right serial input
- Synchronous shift or load capabilities

DESCRIPTION

The '95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has serial Data (D_s) and four parallel Data ($D_0 - D_3$) inputs and four Parallel outputs ($Q_0 - Q_3$). The serial or parallel mode of operation is controlled by a Mode Select input (S) and two Clock inputs (CP_1 and CP_2). The serial (shift right) or parallel data transfers occur synchronously with the HIGH-to-LOW transition of the selected Clock input.

When the Mode Select input (S) is HIGH, CP_2 is enabled. A HIGH-to-LOW transition on enabled CP_2 loads parallel data from the $D_0 - D_3$ inputs into the register. When S is LOW, CP_1 is enabled. A HIGH-to-LOW transition on enabled CP_1 shifts the data from Serial input D_s to Q_0 and transfers the data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3

TYPE	TYPICAL I_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7495	36MHz	39mA
74LS95B	36MHz	13mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N7495N, N74LS95BN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
S	Input	2μA	1LSuA
Other	Inputs	1μA	1LSuA
O	Output	10μA	10LSuA

NOTE:


Where a 74 unit load (uL) is understood to be $40\mu A I_{OL}$ and $-1.5mA I_{OL}$, and a 74LS unit load (LSuA) is $25\mu A I_{OL}$ and $-0.4mA I_{OL}$.

respectively (shift right). Shift left is accomplished by externally connecting Q_3 to D_2 , Q_2 to D_1 , Q_1 to D_0 , and operating the '95 in the parallel mode (S = HIGH).


In normal operations the Mode Select (S) should change states only when both

Clock inputs are LOW. However, changing S from HIGH-to-LOW while CP_2 is LOW, or changing S from LOW-to-HIGH while CP_1 is LOW will not cause any changes on the register outputs.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Shift Registers

7495, LS95B

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	S	CP ₁	CP ₂	D ₅	D _H	Q ₀	Q ₁	Q ₂	Q ₃
Parallel load	H	X	↓	X	I	L	L	L	L
	H	X	↓	X	h	H	H	H	H
Shift right	L	I	X	I	X	L	q ₀	q ₁	q ₂
	L	↓	X	h	X	H	q ₀	q ₁	q ₂
Mode change	T	L	X	X	X	no change undetermined			
	T	H	X	X	X	no change undetermined			
	I	X	L	X	X	no change undetermined			
	I	X	H	X	X	no change undetermined			

H = HIGH voltage level steady state.

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition.

q = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW clock transition.

X = Don't care.

↓ = HIGH-to-LOW transition of clock or mode select.

↑ = LOW-to-HIGH transition of mode select.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	74LS	UNIT
V _{CC} , Supply voltage	7.0	7.0	V
V _{IN} , Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN} , Input current	-30 to +5	-30 to +1	mA
V _{OUT} , Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	+0.5 to +V _{CC}	V
T _A , Operating free-air temperature range	0 to 70		°C

Signetics

74151, LS151, S151 Multiplexers

8-Input Multiplexer Product Specification

Logic Products

FEATURES

- Multifunction capability
- Complementary outputs
- See '251 for 3-state version

DESCRIPTION

The '151 is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . True (Y) and Complement (\bar{Y}) outputs are both provided. The Enable input (E) is active LOW. When E is HIGH, the Y output is HIGH and the \bar{Y} output is LOW, regardless of all other inputs. The logic function provided at the output is:

$$Y = E \cdot (I_0 \cdot S_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_1 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_2 \cdot \bar{S}_0 \cdot S_1 \cdot \bar{S}_2 + I_3 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_4 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_6 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$

In one package the '151 provides the ability to select from eight sources of data or control information. The device can provide any logic function of four variables and its negation with correct manipulation.

TYPE	TYPICAL PROPAGATION DELAY (ENABLE TO Y)	TYPICAL SUPPLY CURRENT (TOTAL)
74151	18ns	29mA
74LS151	12ns	6mA
74S151	9ns	45mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74151N, N74LS151N, N74S151N
Plastic SO	N74LS151D, N74S151D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1uf	1Suf	1LSuf
All	Outputs	10uf	10Suf	10LSuf


NOTE:

Where a 74 unit load (uf) is understood to be $40\mu A I_{OL}$ and $-1.6mA I_{OH}$, a 74S unit load (Suf) is $50\mu A I_{OL}$ and $-2.0mA I_{OH}$, and 74LS unit load (LSuf) is $20\mu A I_{OL}$ and $-0.4mA I_{OH}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Multiplexers

74151, LS151, S151

LOGIC DIAGRAM



FUNCTION TABLE

E	INPUTS			OUTPUTS								Y	Y	
	S ₂	S ₁	S ₀	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	Y	Y	
H	X	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	X	L	H
L	L	L	H	X	H	X	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	X	H	L
L	H	L	H	X	X	X	X	H	X	X	X	X	H	L
L	H	H	L	X	X	X	X	X	X	L	X	X	H	L
L	H	H	H	X	X	X	X	X	X	X	L	X	H	L
L	H	H	H	X	X	X	X	X	X	X	X	H	H	H

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Signetics

74155, LS155 Decoders/Demultiplexers

Dual 2-Line To 4-Line Decoder/Demultiplexer
Product Specification

Logic Products

FEATURES

- Common Address Inputs
- True or complement data demultiplexing
- Dual 1-of-4 or 1-of-8 decoding
- Function generator applications

DESCRIPTION

The '155 is a Dual 1-of-4 Decoder/Demultiplexer with common Address inputs and separate gated Enable inputs. Each decoder section, when enabled, will accept the binary weighted Address input (A_0, A_1) and provide four mutually exclusive active-LOW outputs ($\bar{O} - \bar{3}$). When the enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74155	18ns	25mA
74LS155	17ns	6.1mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74155N, N74LS155N
Plastic SO	N74LS155D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1 <ul style="list-style-type: none">li	1 <ul style="list-style-type: none">LSul
All	Outputs	10 <ul style="list-style-type: none">li	10 <ul style="list-style-type: none">LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A I_{OL}$ and $-1.6mA I_{OL}$, and a 74LS unit load (LSul) is $20\mu A I_{OL}$ and $-0.4mA I_{OL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Decoders/Demultiplexers

74155, LS155

LOGIC DIAGRAM



Both decoder sections have a 2-input enable gate. For decoder "a" the enable gate requires one active-HIGH input and one active-LOW input ($E_0 \cdot \bar{E}_1$). Decoder "a" can accept either true or complemented data in demultiplexing applications, by using the E_0 or \bar{E}_0 inputs respectively. The decoder "b" enable gate requires two active-LOW inputs ($E_0 \cdot \bar{E}_1$). The device can be used as a 1-of-8 decoder/demultiplexer by tying E_1 to E_0 and relabeling the common connection address as (A_2); forming the common enable by connecting the remaining E_0 and E_1 .

FUNCTION TABLE

ADDRESS		ENABLE "a"		OUTPUT "a"				ENABLE "b"		OUTPUT "b"			
A ₀	A ₁	E ₀	E ₁	0	1	2	3	E ₀	E ₁	0	1	2	3
X	X	L	X	H	H	H	H	H	X	H	H	H	H
X	X	X	H	H	H	H	H	X	H	H	H	H	H
L	L	H	L	L	H	H	H	L	L	'L	H	H	H
H	L	H	L	H	L	H	H	L	L	H	L	H	H
L	H	H	L	H	H	L	H	L	L	H	H	L	H
H	H	H	L	H	H	H	L	H	L	H	H	L	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C



MOTOROLA

MCM6810

128 × 8-BIT STATIC RANDOM ACCESS MEMORY

The MCM6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.

The memory is compatible with the M6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 450 ns — MCM6810
360 ns — MCM68A10
250 ns — MCM68B10

MOS

IN-CHANNEL, SILICON-GATE

128 × 8-BIT STATIC RANDOM ACCESS MEMORY



P SUFFIX
PLASTIC PACKAGE
CASE 700



L SUFFIX
CERAMIC PACKAGE
CASE 716




S SUFFIX
CERDIP PACKAGE
CASE 623

ORDERING INFORMATION


Package Type	Frequency (MHz)	Temperature	Order Number
Ceramic L Suffix	1.0	0°C to 70°C	MCM6810L
	1.0	-40°C to 85°C	MCM6810CL
	1.5	0°C to 70°C	MCM68A10L
	1.5	-40°C to 85°C	MCM68A10CL
	2.0	0°C to 70°C	MCM68B10L
Plastic P Suffix	1.0	0°C to 70°C	MCM6810P
	1.0	-40°C to 85°C	MCM6810CP
	1.5	0°C to 70°C	MCM68A10P
	1.5	-40°C to 85°C	MCM68A10CP
	2.0	0°C to 70°C	MCM68B10P
Cerdip S Suffix	1.0	0°C to 70°C	MCM6810S
	1.0	-40°C to 85°C	MCM6810CS
	1.5	0°C to 70°C	MCM68A10S
	1.5	-40°C to 85°C	MCM68A10CS
	2.0	0°C to 70°C	MCM68B10S

PIN ASSIGNMENT




MCM6810

MCM6810 RANDOM ACCESS MEMORY
BLOCK DIAGRAM



M6800 MICROCOMPUTER FAMILY
BLOCK DIAGRAM



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature Range MCM6810, MCM68A10, MCM68B10 MCM6810C, MCM68A10C	T _A	T _L to T _H 0 to +70 -40 to +85	°C
Storage Temperature Range	T _{SIG}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic Plastic Cerdip	θ _{JA}	60 120 65	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{PORT}

P_{INT} = I_{CC} × V_{CC}, Watts = Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts = User Determined

For most applications P_{PORT} < P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is


$$P_D = K + (T_J + 273°C) \quad (2)$$

Solving equations 1 and 2 for K gives

$$K = P_D - (T_A + 273°C) - \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.


MCM6810



DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0$ Vdc $\pm 5\%$, $V_{SS} = 0$, $T_A = T_L$ to T_H unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	$V_{SS} + 2.0$	V_{CC}	V
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	$V_{SS} - 0.8$	V
Input Current (A_n , R/W, \bar{CS}_n) ($V_{IN} = 0$ to 5.25 V)	I_{IN}	—	2.5	μA
Output High Voltage ($I_{OH} = -205 \mu A$)	V_{OH}	2.4	—	V
Output Low Voltage ($I_{OL} = 1.6$ mA)	V_{OL}	—	0.4	V
Output Leakage Current (Three-State) ($CS = 0.8$ V or $CS = 2.0$ V, $V_{OUT} = 0.4$ V to 2.4 V)	I_{TSI}	—	10	μA
Supply Current $(V_{CC} = 5.25$ V, All Other Pins Grounded)	I_{CC}	—	80	mA
Supply Current $(V_{CC} = 5.0$ V, All Other Pins Grounded)	I_{CC}	—	100	mA
Input Capacitance (A_n , R/W, CS_n , \bar{CS}_n) ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1.0$ MHz)	C_{IN}	—	7.5	pF
Output Capacitance (D_n) ($V_{OUT} = 0$, $T_A = 25^\circ C$, $f = 1.0$ MHz, $CS_0 = 0$)	C_{OUT}	—	12.5	pF

AC TEST LOAD





Appendix B


NAND/NOR Translations

Theory:

The following logic circuits are equivalent. Note: The bubble represents an inversion operation. Please reference Section 4.4 of the Roth text for elaboration.



Thus an *AND* gate can be replaced with three gates: a *NOR* gate and two inverter gates.




Similarly an *OR* gate can be replaced with a *NAND* gate and two inverters. The translation of AOI (*AND*, *OR*, Invert) logic to *NAND/NOR* logic can be accomplished by replacing, adding, and moving symbols on a logic diagram or equivalently by manipulating the corresponding Boolean expressions.

General Procedure:

Replace *AND* or Invert gates with *NAND* or *NOR* gates and add “bubbles” to maintain equivalence. If two bubbles are in series (next to each other in the same path), omit both bubbles. Please note that the procedure in Section 8.5 of the Roth text is similar. In the latter procedure, the logic diagram must be represented as levels of *ORs* (*ANDs*) followed by levels of *ANDs* (*ORs*). If a level is missing (e.g., an *AND* gate followed by an *AND* gate) then a ONE input *OR* (*AND*) is inserted. Section 8.5 of the Roth text can then be applied. See examples which follow. Start at level ONE. The steps in the procedures are noted.


Example 1: Translation to *NAND/NAND*



Summary:


NAND realization of the original logic circuit requires 7 two-input *NAND* gates. (An inverter can be implemented with a two-input *NAND* gate with both inputs tied together.)

Example 2: Translation to NOR/NOR



Example 3: Circuits With Shared Gates

Note: Special caution is required for circuits which share gates.




Interpretation of Data Sheet Diagrams

Logic circuits implemented in *NAND* or *NOR* logic are often difficult to interpret in terms of the basic logic functions of *AND*, *OR* and Invert. Very often a circuit is presented in a manner to facilitate such an interpretation. An example is the input enable gate of the IC74155.



The gate is shown as an *AND* gate. The inputs are E_a and \bar{E}_a . The \bar{E}_a signal is called an active low signal. The gate performs a functional *ANDing* of two signals, one an active high (E_a) and one an active low (\bar{E}_a). Both signals must be active for the output to be active (which is an active high). The operation is an *AND* operation of two active levels. This manner of interpretation is conveniently represented by a bubble rather than an invert symbol at the input of the gate.

Sample Schematic Diagram



A Multi-Function Gate
Using Two Level
Logic and the Bus
Technique

A 7404	B 7410	C 7410	D 7430
-----------	-----------	-----------	-----------

P	Q	Function
0	0	AND
0	1	NAND
1	0	OR
1	1	NOR

$$F(P, Q, A, B) = \bar{Q}AB + P\bar{Q}A + P\bar{Q}B + \bar{P}Q\bar{B} + \bar{A}QB + \bar{P}QA$$

APPENDIX D
BASYS 3 BOARD

	PIN #	I/O Std
Switches		
SW0	V17	LVCMOS33
SW1	V16	LVCMOS33
SW2	W16	LVCMOS33
SW3	W17	LVCMOS33
SW4	W15	LVCMOS33
SW5	V15	LVCMOS33
SW6	W14	LVCMOS33
SW7	W13	LVCMOS33
SW8	V2	LVCMOS33
SW9	T3	LVCMOS33
SW10	T2	LVCMOS33
SW11	R3	LVCMOS33
SW12	W2	LVCMOS33
SW13	U1	LVCMOS33
SW14	T1	LVCMOS33
SW15	R2	LVCMOS33
LEDs		
LD0	U16	LVCMOS33
LD1	E19	LVCMOS33
LD2	U19	LVCMOS33
LD3	V19	LVCMOS33
LD4	W18	LVCMOS33
LD5	U15	LVCMOS33
LD6	U14	LVCMOS33
LD7	V14	LVCMOS33
LD8	V13	LVCMOS33
LD9	V3	LVCMOS33
LD10	W3	LVCMOS33
LD11	U3	LVCMOS33
LD12	P3	LVCMOS33
LD13	N3	LVCMOS33
LD14	P1	LVCMOS33
LD15	L1	LVCMOS33
Push buttons		
BTNU	T18	LVCMOS33
BTND	U17	LVCMOS33
BTNR	T17	LVCMOS33
BTNL	W19	LVCMOS33
BTNC	U18	LVCMOS33

APPENDIX E

With permission from and thanks to Peter M. Nyasulu

Introduction to Verilog

Table of Contents

1. Introduction	1
2. Lexical Tokens	2
White Space, Comments, Numbers, Identifiers, Operators, Verilog Keywords	
3. Gate-Level Modelling	3
Basic Gates, buf, not Gates, Three-State Gates; bufif1, bufif0,notif1, notif0	
4. Data Types.....	4
Value Set, Wire, Reg, Input, Output, Inout	
Integer, Supply0, Supply1	
Time, Parameter	
5. Operators.....	6
Arithmetic Operators, Relational Operators, Bit-wise Operators, Logical Operators	
Reduction Operators, Shift Operators, Concatenation Operator,	
Conditional Operator: "?" Operator Precedence	
6. Operands	9
Literals, Wires, Regs, and Parameters, Bit-Selects "x[3]" and Part-Selects "x[5:3]"	
Function Calls	
7. Modules	10
Module Declaration, Continuous Assignment, Module Instantiations,	
Parameterized Modules	
8. Behavioral Modeling	12
Procedural Assignments, Delay in Assignment, Blocking and Nonblocking Assignments	
begin ... end, for Loops, while Loops, forever Loops, repeat,	
disable, if ... else ifelse	
case, casex, casez	
9. Timing Controls.....	17
Delay Control, Event Control, @, Wait Statement, Intra-Assignment Delay	
10. Procedures: Always and Initial Blocks.....	18
Always Block, Initial Block	
11. Functions	19
Function Declaration, Function Return Value, Function Call, Function Rules, Example	
12. Tasks.....	21
13. Component Inference	22
Registers, Flip-flops, Counters, Multiplexers, Adders/Subtracters, Tri-State Buffers	
Other Component Inferences	
14. Finite State Machines	24
Counters, Shift Registers	
15. Compiler Directives.....	26
Time Scale, Macro Definitions, Include Directive	
16. System Tasks and Functions	27
\$display, \$strobe, \$monitor \$time, \$stime, \$realtime,	
\$reset, \$stop, \$finish \$deposit, \$scope, \$showslope, \$list	
17. Test Benches.....	29
Synchronous Test Bench	

1. Introduction

Verilog HDL is one of the two most common Hardware Description Languages (HDL) used by integrated circuit (IC) designers. The other one is VHDL.

HDL's allows the design to be simulated earlier in the design cycle in order to correct errors or experiment with different architectures. Designs described in HDL are technology-independent, easy to design and debug, and are usually more readable than schematics, particularly for large circuits.

Verilog can be used to describe designs at four levels of abstraction:

- (i) Algorithmic level (much like c code with if, case and loop statements).
- (ii) Register transfer level (RTL uses registers connected by Boolean equations).
- (iii) Gate level (interconnected AND, NOR etc.).
- (iv) Switch level (the switches are MOS transistors inside gates).

The language also defines constructs that can be used to control the input and output of simulation.

More recently Verilog is used as an input for synthesis programs which will generate a gate-level description (a netlist) for the circuit. Some Verilog constructs are not synthesizable. Also the way the code is written will greatly effect the size and speed of the synthesized circuit. Most readers will want to synthesize their circuits, so nonsynthesizable constructs should be used only for *test benches*. These are program modules used to generate I/O needed to simulate the rest of the design. The words “not synthesizable” will be used for examples and constructs as needed that do not synthesize.

There are two types of code in most HDLs:

Structural, which is a verbal wiring diagram without storage.

```
assign a=b & c | d; /* "|" is a OR */
assign d = e & (~c);
```

Here the order of the statements does not matter. Changing e will change a.

Procedural which is used for circuits with storage, or as a convenient way to write conditional logic.

```
always @(posedge clk) // Execute the next statement on every rising clock edge.
count <= count+1;
```

Procedural code is written like c code and assumes every assignment is stored in memory until over written. For synthesis, with flip-flop storage, this type of thinking generates too much storage. However people prefer procedural code because it is usually much easier to write, for example, **if** and **case** statements are only allowed in procedural code. As a result, the synthesizers have been constructed which can recognize certain styles of procedural code as actually combinational. They generate a flip-flop only for left-hand variables which truly need to be stored. However if you stray from this style, beware. Your synthesis will start to fill with superfluous latches.

This manual introduces the basic and most common Verilog behavioral and gate-level modelling constructs, as well as Verilog compiler directives and system functions. Full description of the language can be found in *Cadence Verilog-XL Reference Manual* and *Synopsys HDL Compiler for Verilog Reference Manual*. The latter emphasizes only those Verilog constructs that are supported for synthesis by the *Synopsys Design Compiler* synthesis tool.

In all examples, Verilog keyword are shown in **boldface**. Comments are shown in *italics*.

2. Lexical Tokens

Verilog source text files consists of the following lexical tokens:

2.1. White Space

White spaces separate words and can contain spaces, tabs, new-lines and form feeds. Thus a statement can extend over multiple lines without special continuation characters.

2.2. Comments

Comments can be specified in two ways (exactly the same way as in C/C++):

- Begin the comment with double slashes (//). All text between these characters and the end of the line will be ignored by the Verilog compiler.
- Enclose comments between the characters /* and */. Using this method allows you to continue comments on more than one line. This is good for “commenting out” many lines code, or for very brief in-line comments.

Example 2.1

```
a = c + d;          // this is a simple comment
/* however, this comment continues on more
   than one line */
assign y = temp_reg;
assign x=ABC /*plus its compliment*/ + ABC_
```

2.3. Numbers

Number storage is defined as a number of bits, but values can be specified in binary, octal, decimal or hexadecimal (See Sect. 6.1. for details on number notation).

Examples are 3'b001, a 3-bit number, 5'd30, (=5'b11110), and 16'h5ED4, (=16'd24276)

2.4. Identifiers

Identifiers are user-defined words for variables, function names, module names, block names and instance names. Identifiers begin with a letter or underscore (Not with a number or \$) and can include any number of letters, digits and underscores. Identifiers in Verilog are case-sensitive.

Syntax

allowed symbols

ABCDE ... abcdef... 1234567890 _\$

not allowed: anything else especially

- & # @

Example 2.2

```
adder           // use underscores to make your
by_8_shifter   // identifiers more meaningful
_ABC_          /* is not the same as */ _abc_
Read_          // is often used for NOT Read
```

2.5. Operators

Operators are one, two and sometimes three characters used to perform operations on variables.

Examples include >, +, ~, &, !=. Operators are described in detail in “Operators” on p. 6.

2.6. Verilog Keywords

These are words that have special meaning in Verilog. Some examples are **assign**, **case**, **while**, **wire**, **reg**, **and**, **or**, **nand**, and **module**. They should not be used as identifiers. Refer to *Cadence Verilog-XL Reference Manual* for a complete listing of Verilog keywords. A number of them will be introduced in this manual. Verilog keywords also includes Compiler Directives (Sect. 15.) and System Tasks and Functions (Sect. 16.).

3. Gate-Level Modelling

Primitive logic gates are part of the Verilog language. Two properties can be specified, *drive_strength* and *delay*. *Drive_strength* specifies the strength at the gate outputs. The strongest output is a direct connection to a source, next comes a connection through a conducting transistor, then a resistive pull-up/down. The drive strength is usually not specified, in which case the strengths defaults to **strong1** and **strong0**. Refer to *Cadence Verilog-XL Reference Manual* for more details on strengths.

Delays: If no delay is specified, then the gate has no propagation delay; if two delays are specified, the first represent the rise delay, the second the fall delay; if only one delay is specified, then rise and fall are equal. Delays are ignored in synthesis. This method of specifying delay is a special case of “Parameterized Modules” on page 11. The parameters for the primitive gates have been predefined as delays.

3.1. Basic Gates

These implement the basic logic gates. They have one output and one or more inputs. In the gate instantiation syntax shown below, GATE stands for one of the keywords **and**, **nand**, **or**, **nor**, **xor**, **xnor**.

Syntax

```
GATE (drive_strength) # (delays)
  instance_name1(output, input_1,
                 input_2,..., input_N),
  instance_name2(outp,in1, in2,..., inN);
Delays is
  #(rise, fall) or
  #rise_and_fall or
  #(rise_and_fall)
```

Example 3.1

```
and c1 (o, a, b, c, d); // 4-input AND called c1 and
                         c2 (p, f g); // a 2-input AND called c2.
or #(4, 3) ig (o, a, b); /* or gate called ig (instance name);
                           rise time = 4, fall time = 3 */
xor #(5) xor1 (a, b, c); // a = b XOR c after 5 time units
xor (pull1, strong0)#5 (a,b,c); /* Identical gate with pull-up
                           strength pull1 and pull-down strength strong0. */
```

3.2. buf, not Gates

These implement buffers and inverters, respectively. They have one input and one or more outputs. In the gate instantiation syntax shown below, GATE stands for either the keyword **buf** or **not**

Syntax


```
GATE (drive_strength) # (delays)
  instance_name1(output_1, output_2,
                 ..., output_n, input),
  instance_name2(out1, out2, ..., outN, in);
```

Example 3.2

```
not #(5) not_1 (a, c); // a = NOT c after 5 time units
buf c1 (o, p, q, r, in); // 5-output and 2-output buffers
                         c2 (p, f g);
```

3.3. Three-State Gates; bufif1, bufif0, notif1, notif0

These implement 3-state buffers and inverters. They propagate z (3-state or high-impedance) if their control signal is deasserted. These can have three delay specifications: a rise time, a fall time, and a time to go into 3-state.



Example 3.3

```
bufif0 #(5) not_1 (BUS, A, CTRL); /* BUS = A
                                         5 time units after CTRL goes low. */
notif1 #(3,4,6) c1 (bus, a, b, cntr); /* bus goes tri-state
                                         6 time units after ctrl goes low. */
```

4. Data Types

4.1. Value Set

Verilog consists of only four basic values. Almost all Verilog data types store all these values:

0 (logic zero, or false condition)

1 (logic one, or true condition)

x (unknown logic value) x and z have limited use for synthesis.

z (high impedance state)

4.2. Wire

A **wire** represents a physical wire in a circuit and is used to connect gates or modules. The value of a **wire** can be read, but not assigned to, in a function or block. See “Functions” on p. 19, and “Procedures: Always and Initial Blocks” on p. 18. A **wire** does not store its value but must be driven by a continuous assignment statement or by connecting it to the output of a gate or module. Other specific types of wires include:

wand (wired-AND);:the value of a wand depend on logical AND of all the drivers connected to it.

wor (wired-OR);: the value of a wor depend on logical OR of all the drivers connected to it.

tri (three-state;): all drivers connected to a tri must be z, except one (which determines the value of the tri).

Syntax

```
wire [msb:lsb] wire_variable_list;
wand [msb:lsb] wand_variable_list;
wor [msb:lsb] wor_variable_list;
tri [msb:lsb] tri_variable_list;
```

Example 4.1

```
wire c; // simple wire
wand d; // value of d is the logical AND of
assign d = a; // a and b
assign d = b;
wire [9:0] A; // a cable (vector) of 10 wires.
```

4.3. Reg

A **reg** (register) is a data object that holds its value from one procedural assignment to the next. They are used only in functions and procedural blocks. See “Wire” on p. 4 above. A **reg** is a Verilog variable type and does not necessarily imply a physical register. In multi-bit registers, data is stored as *unsigned* numbers and no sign extension is done for what the user might have thought were two’s complement numbers.

Syntax

```
reg [msb:lsb] reg_variable_list;
```

Example 4.2

```
reg a; // single 1-bit register variable
reg [7:0] tom; // an 8-bit vector; a bank of 8 registers.
reg [5:0] b, c; // two 6-bit variables
```

4.4. Input, Output, Inout

These keywords declare input, output and bidirectional ports of a **module** or **task**. Input and inout ports are of type **wire**. An output port can be configured to be of type **wire**, **reg**, **wand**, **wor** or **tri**. The default is **wire**.

Syntax

```
input [msb:lsb] input_port_list;
output [msb:lsb] output_port_list;
inout [msb:lsb] inout_port_list;
```

Example 4.3

```
module sample(b, e, c, a); //See “Module Instantiations” on p. 10
  input a; // An input which defaults to wire.
  output b, e; // Two outputs which default to wire
  output [1:0] c; /* A two-bit output. One must declare its
    type in a separate statement. */
  reg [1:0] c; // The above c port is declared as reg.
```

4.5. Integer

Integers are general-purpose variables. For synthesis they are used mainly loops-indices, parameters, and constants. See “Parameter” on p. 5. They are of implicitly of type **reg**. However they store data as signed numbers whereas explicitly declared **reg** types store them as unsigned. If they hold numbers which are not defined at compile time, their size will default to 32-bits. If they hold constants, the synthesizer adjusts them to the minimum width needed at compilation.

Syntax

```
integer integer_variable_list;
... integer_constant ... ;
```

Example 4.4

```
integer a;           // single 32-bit integer
assign b=63;         // 63 defaults to a 7-bit variable.
```

4.6. Supply0, Supply1

Supply0 and **supply1** define wires tied to logic 0 (ground) and logic 1 (power), respectively.

Syntax

```
supply0 logic_0_wires;
supply1 logic_1_wires;
```

Example 4.5

```
supply0 my_gnd;    // equivalent to a wire assigned 0
supply1 a, b;
```

4.7. Time

Time is a 64-bit quantity that can be used in conjunction with the **\$time** system task to hold simulation time. Time is not supported for synthesis and hence is used only for simulation purposes.

Syntax

```
time time_variable_list;
```

Example 4.6

```
time c;
c = $time;           // c = current simulation time
```

4.8. Parameter

A **parameter** defines a constant that can be set when you instantiate a **module**. This allows customization of a module during instantiation. See also “Parameterized Modules” on page 11.

Syntax

```
parameter par_1 = value,
          par_2 = value,..... ;
parameter [range] parm_3 = value
```

Example 4.7

```
parameter add = 2'b00, sub = 3'b111;
parameter n = 4;
parameter n = 4;
parameter [3:0] param2 = 4'b1010;
...
reg [n-1:0] harry; /* A 4-bit register whose length is
                     set by parameter n above. */
always @(x)
  y = { {(add - sub){x}} }; // The replication operator Sect. 5.8.
  if (x) begin
    state = param2[1]; else state = param2[2];
  end
```

5. Operators

5.1. Arithmetic Operators

These perform arithmetic operations. The + and - can be used as either unary (-z) or binary (x-y) operators.

Operators

+	(addition)
-	(subtraction)
*	(multiplication)
/	(division)
%	(modulus)

Example 5.1

```
parameter n = 4;
reg[3:0] a, c, f, g, count;
f = a + c;
g = c - n;
count = (count + 1)%16;           //Can count 0 thru 15.
```

5.2. Relational Operators

Relational operators compare two operands and return a single bit 1 or 0. These operators synthesize into comparators. Wire and reg variables are positive. Thus $(-3'b001) == 3'b111$ and $(-3'd001) > 3d110$. However for integers $-1 < 6$.

Operators

<	(less than)
<=	(less than or equal to)
>	(greater than)
>=	(greater than or equal to)
==	(equal to)
!=	(not equal to)

Example 5.2

```
if(x == y) e = 1;
else e = 0;

// Compare in 2's compliment; a>b
reg [3:0] a,b;
if(a[3]==b[3]) a[2:0] > b[2:0];
else b[3];
```

Equivalent Statement

```
e = (x == y);
```

5.3. Bit-wise Operators


Bit-wise operators do a bit-by-bit comparison between two operands. However see “Reduction Operators” on p. 7.

Operators

~	(bitwise NOT)
&	(bitwise AND)
	(bitwise OR)
^	(bitwise XOR)
~^ or ^~	(bitwise XNOR)

Example 5.3

```
module and2 (a, b, c);
  input [1:0] a, b;
  output [1:0] c;
  assign c = a & b;
endmodule
```



5.4. Logical Operators

Logical operators return a single bit 1 or 0. They are the same as bit-wise operators only for single bit operands. They can work on expressions, integers or groups of bits, and treat all values that are nonzero as “1”. Logical operators are typically used in conditional (**if ... else**) statements since they work with expressions.

Operators

!	(logical NOT)
&&	(logical AND)
	(logical OR)

Example 5.4

```
wire[7:0] x, y, z;           // x, y and z are multibit variables.
reg a;
...
if((x == y) && (z)) a = 1; // a = 1 if x equals y, and z is nonzero.
else a = !x;                // a = 0 if x is anything but zero.
```

5.5. Reduction Operators


Reduction operators operate on all the bits of an operand vector and return a single-bit value. These are the unary (one argument) form of the bit-wise operators above.

Operators

&	(reduction AND)
	(reduction OR)
~&	(reduction NAND)
~	(reduction NOR)
^	(reduction XOR)
~^ or ^~	(reduction XNOR)

Example 5.5

```
module chk_zero (a, z);
  input [2:0] a;
  output z;
  assign z = ~| a; // Reduction NOR
endmodule
```



5.6. Shift Operators

Shift operators shift the first operand by the number of bits specified by the second operand. Vacated positions are filled with zeros for both left and right shifts (There is no sign extension).

Operators

<<	(shift left)
>>	(shift right)

Example 5.6

```
assign c = a << 2; /* c = a shifted left 2 bits;
vacant positions are filled with 0's */
```

5.7. Concatenation Operator

The concatenation operator combines two or more operands to form a larger vector.

Operators

{ }	(concatenation)
-----	-----------------

Example 5.7

```
wire [1:0] a, b;   wire [2:0] x;      wire [3:0] y, Z;
assign x = {1'b0, a}; // x[2]=0, x[1]=a[1], x[0]=a[0]
assign y = {a, b}; /* y[3]=a[1], y[2]=a[0], y[1]=b[1],
y[0]=b[0] */
assign {cout, y} = x + Z; // Concatenation of a result
```

5.8. Replication Operator

The replication operator makes multiple copies of an item.

Operators

{ n{ item } }	(n fold replication of an item)
---------------	---------------------------------

Example 5.8

```
wire [1:0] a, b;   wire [4:0] x;
assign x = {2{1'b0}, a}; // Equivalent to x = {0,0,a}
assign y = {2{a}, 3{b}}; //Equivalent to y = {a,a,b,b}
```

For synthesis, Synopsis did not like a zero replication. For example:-

```
parameter n=5, m=5;
assign x={(n-m){a}}
```

5.9. Conditional Operator: “?”


Conditional operator is like those in C/C++. They evaluate one of the two expressions based on a condition. It will synthesize to a multiplexer(MUX).

Operators

(cond) ? (result if cond true):
 (result if cond false)

Example 5.9

```
assign a = (g) ? x : y;
assign a = (inc == 2) ? a+1 : a-1;
/* if (inc), a = a+1, else a = a-1 */
```



5.10. Operator Precedence

Table 6.1 shows the precedence of operators from highest to lowest. Operators on the same level evaluate from left to right. It is strongly recommended to use parentheses to define order of precedence and improve the readability of your code.

Operator	Name
[]	bit-select or part-select
()	parenthesis
!, ~	logical and bit-wise NOT
&, , ~&, ~ , ^, ~^, ^~	reduction AND, OR, NAND, NOR, XOR, XNOR; If X=3'B101 and Y=3'B110, then X&Y=3'B100, X^Y=3'B011;
+, -	unary (sign) plus, minus; +17, -7
{ }	concatenation; {3'B101, 3'B110} = 6'B101110;
{ { } }	replication; {3{3'B110}} = 9'B110110110
* , /, %	multiply, divide, modulus; <u>and % not be supported for synthesis</u>
+, -	binary add, subtract.
<<, >>	shift left, shift right; X<<2 is multiply by 4
<, <=, >, >=	comparisons. Reg and wire variables are taken as positive numbers.
= =, !=	logical equality, logical inequality
= ==, != =	case equality, case inequality; <u>not synthesizable</u>
&	bit-wise AND; AND together all the bits in a word
^, ~^, ^~	bit-wise XOR, bit-wise XNOR
	bit-wise OR; AND together all the bits in a word
&&,	logical AND. Treat all variables as False (zero) or True (nonzero). logical OR. (7 0) is (T F) = 1, (2 -3) is (T T) =1, (3&&0) is (T&&F) = 0.
? :	conditional. x=(cond)? T : F;

Table 5.1: Verilog Operators Precedence

6. Operands

6.1. Literals

Literals are constant-valued operands that can be used in Verilog expressions. The two common Verilog literals are:

- (a) String: A string literal is a one-dimensional array of characters enclosed in double quotes (" ").
- (b) Numeric: constant numbers specified in binary, octal, decimal or hexadecimal.

Number Syntax

`n'Fddd...`, where
 n - integer representing number of bits
 F - one of four possible base formats:
 b (binary), **o** (octal), **d** (decimal),
 h (hexadecimal). Default is **d**.
 dddd - legal digits for the base format

Example 6.1

```
"time is" // string literal
267    // 32-bit decimal number
2'b01 // 2-bit binary
20'hB36F // 20-bit hexadecimal number
'062  // 32-bit octal number
```

6.2. Wires, Regs, and Parameters

Wires, regs and parameters can also be used as operands in Verilog expressions. These data objects are described in more detail in Sect. 4. .

6.3. Bit-Selects “x[3]” and Part-Selects “x[5:3]”

Bit-selects and part-selects are a selection of a single bit and a group of bits, respectively, from a wire, reg or parameter vector using square brackets “[]”. Bit-selects and part-selects can be used as operands in expressions in much the same way that their parent data objects are used.

Syntax

`variable_name[index]`
`variable_name[msb:lsb]`

Example 6.2

```
reg [7:0] a, b;
reg [3:0] ls;
reg c;
c = a[7] & b[7];      // bit-selects
ls = a[7:4] + b[3:0]; // part-selects
```

6.4. Function Calls

The return value of a function can be used directly in an expression without first assigning it to a register or wire variable. Simply place the function call as one of the operands. Make sure you know the bit width of the return value of the function call. Construction of functions is described in “Functions” on page 19

Syntax

`function_name (argument_list)`

Example 6.3

```
assign a = b & c & chk_bc(c, b); // chk_bc is a function
... /* Definition of the function */
function chk_bc; // function definition
  input c,b;
  chk_bc = b^c;
endfunction
```

7. Modules

7.1. Module Declaration

A module is the principal design entity in Verilog. The first line of a module declaration specifies the name and port list (arguments). The next few lines specifies the i/o type (**input**, **output** or **inout**, see Sect. 4.4.) and width of each port. The default port width is 1 bit.


Then the port variables must be declared **wire**, **wand**, . . . , **reg** (See Sect. 4.). The default is **wire**. Typically inputs are **wire** since their data is latched outside the module. Outputs are type **reg** if their signals were stored inside an **always** or **initial** block (See Sect. 10.).

Syntax

```
module module_name (port_list);
  input [msb:lsb] input_port_list;
  output [msb:lsb] output_port_list;
  inout [msb:lsb] inout_port_list;
  ... statements ...
endmodule
```

Example 7.1

```
module add_sub(add, in1, in2, oot);
  input add;           // defaults to wire
  input [7:0] in1, in2; wire in1, in2;
  output [7:0] oot; reg oot;
  ... statements ...
endmodule
```



7.2. Continuous Assignment


The continuous assignment is used to assign a value onto a wire in a module. It is the normal assignment outside of **always** or **initial** blocks (See Sect. 10.). Continuous assignment is done with an explicit **assign** statement or by assigning a value to a wire during its declaration. Note that continuous assignment statements are concurrent and are continuously executed during simulation. The order of assign statements does not matter. Any change in any of the right-hand-side inputs will immediately change a left-hand-side output.

Syntax

```
wire wire_variable = value;
assign wire_variable = expression;
```

Example 7.2

```
wire [1:0] a = 2'b01; // assigned on declaration
assign b = c & d;    // using assign statement
assign d = x | y;
/* The order of the assign statements
   does not matter. */
```



7.3. Module Instantiations

Module declarations are templates from which one creates actual objects (instantiations). Modules are instantiated inside other modules, and each instantiation creates a unique object from the template. The exception is the top-level module which is its own instantiation.

The instantiated module's ports must be matched to those defined in the template. This is specified:

- (i) by name, using a dot(.) “.template_port_name (name_of_wire_connected_to_port)”
- or(ii) by position, placing the ports in exactly the same positions in the port lists of both the template and the instance.

Syntax for Instantiation

```
module_name
  instance_name_1 (port_connection_list),
  instance_name_2 (port_connection_list),
  .....
  instance_name_n (port_connection_list);
```

Example 7.3 // MODULE INSTANTIATIONS

```
wire [3:0] in1, in2;
wire [3:0] o1, o2;
/* C1 is an instance of module and4
C1 ports referenced by position */
and4  C1 (in1, in2, o1);
/* C2 is another instance of and4.
C2 ports are referenced to the
declaration by name. */
and4  C2 (.c(o2), .a(in1), .b(in2));
```

Modules may not be instantiated inside procedural blocks. See “Procedures: Always and Initial Blocks” on page 18.

7.4. Parameterized Modules

You can build modules that are parameterized and specify the value of the parameter at each instantiation of the module. See “Parameter” on page 5 for the use of parameters inside a module. Primitive gates have parameters which have been predefined as delays. See “Basic Gates” on page 3.

Syntax

```
module_name #(parameter_values)
  instance_name(port_connection_list);
```

Example 7.4 // MODULE DEFINITION

```
module shift_n(it, ot); // used in module test_shift.
  input [7:0] it; output [7:0] ot;
  parameter n = 2; // default value of n is 2
  assign ot = (it << n); // it shifted left n times
endmodule
```

//PARAMETERIZED INSTANTIATIONS

```
wire [7:0] in1, ot1, ot2, ot3;
shift_n#(2) shft2(in1, ot1), // shift by 2; default
shift_n#(3) shft3(in1, ot2); // shift by 3; override parameter 2.
shift_n#(5) shft5(in1, ot3); // shift by 5; override parameter 2.
```

Synthesis does not support the **defparam** keyword which is an alternate way of changing parameters.

8. Behavioral Modeling

Verilog has four levels of modelling:

- 1) The switch level which includes MOS transistors modelled as switches. This is not discussed here.
- 2) The gate level. See “Gate-Level Modelling” on p. 3
- 3) The Data-Flow level. See Example 7 .4 on page 11
- 4) The Behavioral or procedural level described below.

Verilog procedural statements are used to model a design at a higher level of abstraction than the other levels. They provide powerful ways of doing complex designs. However small changes in coding methods can cause large changes in the hardware generated. Procedural statements can only be used in procedures. Verilog procedures are described later in “Procedures: Always and Initial Blocks” on page 18, “Functions” on page 19, and “Tasks Not Synthesizable” on page 21.

8.1. Procedural Assignments

Procedural assignments are assignment statements used within Verilog procedures (**always** and **initial** blocks). Only **reg** variables and **integers** (and their bit/part-selects and concatenations) can be placed left of the “=” in procedures. The right hand side of the assignment is an expression which may use any of the operator types described in Sect. 5.

8.2. Delay in Assignment (*not for synthesis*)

In a *delayed assignment* Δt time units pass before the statement is executed and the left-hand assignment is made. With *intra-assignment delay*, the right side is evaluated immediately but there is a delay of Δt before the result is placed in the left hand assignment. If another procedure changes a right-hand side signal during Δt , it does not effect the output. Delays are not supported by synthesis tools.

Syntax for Procedural Assignment

Delayed assignment

Δt variable = expression;

Intra-assignment delay

variable = # Δt expression;

Example 8.1

```
reg [6:0] sum;      reg h, ziltch;
sum[7] = b[7] ^ c[7]; // execute now.
ziltch = #15 ckz&h; /* ckz&h evaluated now; ziltch changed
                     after 15 time units. */
#10 hat = b&c;    /* 10 units after ziltch changes, b&c is
                     evaluated and hat changes. */
```

8.3. Blocking Assignments

Procedural (blocking) assignments (=) are done sequentially in the order the statements are written. A second assignment is not started until the preceding one is complete. See also Sect. 9.4.

Syntax

Blocking

variable = expression;

variable = # Δt expression;

grab inputs now, deliver ans.

later.

Δt variable = expression;

grab inputs later, deliver ans.


later

Example 8.2. For simulation

```
initial
begin
  a=1; b=2; c=3;
  #5 a = b + c;    // wait for 5 units, and execute a = b + c = 5.
  d = a;           // Time continues from last line, d = 5 = b+c at t=5.
```

Example 8.1. For synthesis

```
always @ (posedge clk)
begin
  Z=Y; Y=X; // shift register
  y=x; z=y; //parallel ff.
```



8.4. Nonblocking (RTL) Assignments (*see below for synthesis*)

RTL (nonblocking) assignments (`<=`), which follow each other in the code, are done in parallel. The right hand side of nonblocking assignments is evaluated starting from the completion of the last blocking assignment or if none, the start of the procedure. The transfer to the left hand side is made according to the delays. A delay in a non-blocking statement will not delay the start of any subsequent statement blocking or non-blocking.

A good habit is to use “`<=`” if the same variable appears on both sides of the equal sign (Example 0 .1 on page 13).

For synthesis

- One must not mix “`<=`” or “`=`” in the same procedure.
- “`<=`” best mimics what physical flip-flops do; use it for “`always @ (posedge clk ..)` type procedures.
- “`=`” best corresponds to what c/c++ code would do; use it for combinational procedures.


Syntax

Non-Blocking

```
variable <= expression;
variable <= #Δt expression;
#Δt variable <= expression;
```

Example 0 .1. For simulation

```
initial
begin
  #3 b <= a;      /* grab a at t=0 Deliver b at t=3.
  #6 x <= b + c; // grab b+c at t=0, wait and assign x at t=6.
                    x is unaffected by b's change. */
```



Example 0 .2. For synthesis

```
always @(posedge clk)
begin
  Z<=Y; Y<=X; // shift register
  y<=x; z<=y; //also a shift register.
```

Example 8 .3. Use <= to transform a variable into itself.

```
reg G[7:0];
always @(posedge clk)
  G <= { G[6:0], G[7] }; // End around rotate 8-bit register.
```

The following example shows interactions between blocking and non-blocking for simulation. Do not mix the two types in one procedure for synthesis.

Syntax

Non-Blocking

```
variable <= expression;
variable <= #Δt expression;
#Δt variable <= expression;
```

Blocking

```
variable = expression;
variable = #Δt expression;
#Δt variable = expression;
```

Example 8 .4 for simulation only

```
initial begin
  a=1; b=2; c=3; x=4;
  #5 a = b + c;    // wait for 5 units, then grab b,c and execute a=2+3.
  d = a;           // Time continues from last line, d=5 = b+c at t=5.
  x <= #6 b + c; // grab b+c now at t=5, don't stop, make x=5 at t=11.
  b <= #2 a;       /* grab a at t=5 (end of last blocking statement).
                      Deliver b=5 at t=7. previous x is unaffected by b change. */
  y <= #1 b + c; // grab b+c at t=5, don't stop, make x=5 at t=6.
  #3 z = b + c;   // grab b+c at t=8 (#5+#3), make z=5 at t=8.
  w <= x          // make w=4 at t=8. Starting at last blocking assignm.
```

8.5. begin ... end

`begin ... end` block statements are used to group several statements for use where one statement is syntactically allowed. Such places include functions, `always` and `initial` blocks, `if`, `case` and `for` statements. Blocks can optionally be named. See “`disable`” on page 15) and can include register, integer and parameter declarations.

Syntax

```
begin : block_name
  reg [msb:lsb] reg_variable_list;
  integer [msb:lsb] integer_list;
  parameter [msb:lsb] parameter_list;
  ... statements ...
end
```

Example 8.5

```
function trivial_one; // The block name is "trivial_one."
  input a;
  begin: adder_blk; // block named adder, with
    integer i;           // local integer i
    ... statements ...
  end
```

8.6. for Loops

Similar to for loops in C/C++, they are used to repeatedly execute a statement or block of statements. If the loop contains only one statement, the begin ... end statements may be omitted.

Syntax

```
for (count = value1;
      count </>= value2;
      count = count +/- step)
begin
  ... statements ...
end
```

Example 8.6

```
for (j = 0; j <= 7; j = j + 1)
  begin
    c[j] = a[j] & b[j];
    d[j] = a[j] | b[j];
  end
```

8.7. while Loops

The **while** loop repeatedly executes a statement or block of statements until the expression in the while statement evaluates to false. To avoid combinational feedback during synthesis, a while loop must be broken with an **@(posedge/negedge clock)** statement (Section 9.2). For simulation a delay inside the loop will suffice. If the loop contains only one statement, the begin ... end statements may be omitted.

Syntax

```
while (expression)
begin
  ... statements ...
end
```

Example 8.7

```
while (!overflow) begin
  @(posedge clk);
  a = a + 1;
end
```

8.8. forever Loops

The forever statement executes an infinite loop of a statement or block of statements. To avoid combinational feedback during synthesis, a forever loop must be broken with an **@(posedge/negedge clock)** statement (Section 9.2). For simulation a delay inside the loop will suffice. If the loop contains only one statement, the begin ... end statements may be omitted. It is

Syntax

```
forever
begin
  ... statements ...
```

Example 8.8

```
forever begin
  @(posedge clk); // or use a = #9 a+1;
  a = a + 1;
end
```

8.9. repeat Not Synthesizable

The repeat statement executes a statement or block of statements a fixed number of times.

Syntax

```
repeat (number_of_times)
  begin
    ... statements ...
  end
```

Example 8.9

```
repeat (2) begin // after 50, a = 00,
  #50 a = 2'b00; // after 100, a = 01,
  #50 a = 2'b01; // after 150, a = 00,
end// after 200, a = 01
```

8.10. disable

Execution of a disable statement terminates a block and passes control to the next statement after the block. It is like the C *break* statement except it can terminate any loop, not just the one in which it appears.

Disable statements can only be used with named blocks.

Syntax

```
disable block_name;
```

Example 8.10

```
begin: accumulate
forever
  begin
    @(posedge clk);
    a = a + 1;
    if(a == 2'b0111) disable accumulate;
  end
end
```

8.11. if ... else if ... else

The **if** ... **else if** ... **else** statements execute a statement or block of statements depending on the result of the expression following the **if**. If the conditional expressions in all the **if**'s evaluate to false, then the statements in the **else** block, if present, are executed.

There can be as many **else if** statements as required, but only one **if** block and one **else** block. If there is one statement in a block, then the **begin .. end** statements may be omitted.

Both the **else if** and **else** statements are optional. However if all possibilities are not specifically covered, synthesis will generated extra latches.

Syntax

```
if (expression)
  begin
    ... statements ...
  end
else if (expression)
  begin
    ... statements ...
  end
... more else if blocks ...
else
  begin
    ... statements ...
  end
```

Example 8.11

```
if(alu_func == 2'b00)
  aluout = a + b;
else if(alu_func == 2'b01)
  aluout = a - b;
else if(alu_func == 2'b10)
  aluout = a & b;
else // alu_func == 2'b11
  aluout = a | b;

if(a == b)      // This if with no else will generate
  begin          // a latch for x and ot. This is so they
    x = 1;        // will hold their old value if(a != b).
    ot = 4'b1111;
  end
```

8.12. case

The **case** statement allows a multipath branch based on comparing the *expression* with a list of *case choices*. Statements in the **default** block executes when none of the *case choice* comparisons are true (similar to the else block in the if ... else if ... else). If no comparisons , including default, are true, synthesizers will generate unwanted latches. Good practice says to make a habit of putting in a default whether you need it or not. If the defaults are don't cares, define them as 'x' and the logic minimizer will treat them as don't cares. Case choices may be a simple constant or expression, or a comma-separated list of same.

Syntax

```
case (expression)
  case_choice1:
    begin
      ... statements ...
    end
  case_choice2:
    begin
      ... statements ...
    end
  ...
  more case choices blocks ...
  default:
    begin
      ... statements ...
    end
endcase
```

Example 8.1

```
case (alu_ctr)
  2'b00: aluout = a + b;
  2'b01: aluout = a - b;
  2'b10: aluout = a & b;
  default: aluout = 1'bx; // Treated as don't cares for
endcase                                // minimum logic generation.
```

Example 8.2

```
case (x, y, z)
  2'b00: aluout = a + b; //case if x or y or z is 2'b00.
  2'b01: aluout = a - b;
  2'b10: aluout = a & b;
  default: aluout = a | b;
endcase
```

8.13. casex

In **casex(a)** the case choices constant "a" may contain z, x or ? which are used as don't cares for comparison. With **case** the corresponding simulation variable would have to match a tri-state, unknown, or either signal. In short, **case** uses x to compare with an unknown signal. **Casex** uses x as a don't care which can be used to minimize logic.

Syntax

same as for **case** statement
(Section 8.10)

Example 8.12

```
casex (a)
  2'b1x: msb = 1; // msb = 1 if a = 10 or a = 11
  // If this were case(a) then only a=1x would match.
  default: msb = 0;
endcase
```

8.14. casez

Casez is the same as casex except only ? and z (not x) are used in the case choice constants as don't cares. **Casez** is favored over **casex** since in simulation, an inadvertent x signal, will not be matched by a 0 or 1 in the case choice.

Syntax

same as for **case** statement
(Section 8.10)

Example 8.13

```
casez (d)
  3'b1?: b = 2'b11; // b = 11 if d = 100 or greater
  3'b01?: b = 2'b10; // b = 10 if d = 010 or 011
  default: b = 2'b00;
endcase
```

9. Timing Controls

9.1. Delay Control Not Synthesizable

This specifies the delay time units before a statement is executed during simulation. A delay time of zero can also be specified to force the statement to the end of the list of statements to be evaluated at the current simulation time.

Syntax

```
#delay statement;
```

Example 9.1

```
#5 a = b + c;      // evaluated and assigned after 5 time units
#0 a = b + c;      // very last statement to be evaluated
```

9.2. Event Control, @

This causes a statement or **begin-end** block to be executed only after specified events occur. An event is a change in a variable, and the change may be: a positive edge, a negative edge, or either (a level change), and is specified by the keyword **posedge**, **negedge**, or no keyword respectively. Several events can be combined with the **or** keyword. Event specification begins with the character @ and are usually used in **always** statements. See page 18.

For synthesis one cannot combine level and edge changes in the same list.

For flip-flop and register synthesis the standard list contains only a clock and an optional reset.

For synthesis to give combinational logic, the list must specify only level changes and must contain all the variables appearing in the right-hand-side of statements in the block.

Syntax

```
@ (posedge variable or
     negedge variable) statement;
```

Example 9.2

```
always
@(posedge clk or negedge rst)
  if (rst) Q=0; else Q=D; // Definition for a D flip-flop.

@(a or b or e);          // re-evaluate if a or b or e changes.
  sum = a + b + e; // Will synthesize to a combinational adder.
```

9.3. Wait Statement Not Synthesizable

The **wait** statement makes the simulator wait to execute the statement(s) following the wait until the specified condition evaluates to true. Not supported for synthesis.

Syntax

```
wait (condition_expression) statement;
```

Example 9.3

```
wait (!c) a = b; // wait until c=0, then assign b to a
```

9.4. Intra-Assignment Delay Not Synthesizable

This delay $\# \Delta t$ is placed after the equal sign. The left-hand assignment is delayed by the specified time units, but the right-hand side of the assignment is evaluated before the delay instead of after the delay. This is important when a variable may be changed in a concurrent procedure. See also “Delay in Assignment (not for synthesis)” on page 12.

Syntax

```
variable = #Δt expression;
```

Example 9.4

```
assign a=1; assign b=0;
always @(posedge clk)
  b = #5 a;           // a = b after 5 time units.
always @(posedge clk)
  c = #5 b;           /* b was grabbed in this parallel procedure
                        before the first procedure changed it. */
```

10. Procedures: Always and Initial Blocks

10.1. Always Block

The always block is the primary construct in RTL modeling. Like the continuous assignment, it is a concurrent statement that is continuously executed during simulation. This also means that all always blocks in a module execute simultaneously. This is very unlike conventional programming languages, in which all statements execute sequentially. The always block can be used to imply latches, flip-flops or combinational logic. If the statements in the always block are enclosed within **begin ... end**, the statements are executed sequentially. If enclosed within the **fork ... join**, they are executed concurrently (simulation only).

The always block is triggered to execute by the level, positive edge or negative edge of one or more signals (separate signals by the keyword **or**). A double-edge trigger is implied if you include a signal in the event list of the always statement. The single edge-triggers are specified by **posedge** and **negedge** keywords.

Procedures can be named. In simulation one can **disable** named blocks. For synthesis it is mainly used as a comment.

Syntax 1

```
always @(event_1 or event_2 or ...)
begin
  ... statements ...
end
```

Example 10.1

```
always @(a or b) // level-triggered; if a or b changes levels
always @(posedge clk); // edge-triggered: on +ve edge of clk
see previous sections for complete examples
```

Syntax 2

```
always @(event_1 or event_2 or ...)
begin: name_for_block
  ... statements ...
end
```

10.2. Initial Block

The initial block is like the always block except that it is executed only once at the beginning of the simulation. It is typically used to initialize variables and specify signal waveforms during simulation. Initial blocks are not supported for synthesis.

Syntax

```
initial
begin
  ... statements ...
end
```

Example 10.2

```
initial
begin
  clr = 0;      // variables initialized at
  clk = 1;      // beginning of the simulation
end

initial          // specify simulation waveforms
begin
  a = 2'b00;    // at time = 0, a = 00
  #50 a = 2'b01; // at time = 50, a = 01
  #50 a = 2'b10; // at time = 100, a = 10
end
```

11. Functions

Functions are declared within a module, and can be called from continuous assignments, always blocks or other functions. In a continuous assignment, they are evaluated when any of its declared inputs change. In a procedure, they are evaluated when invoked.

Functions describe combinational logic, and by do not generate latches. Thus an if without an else will simulate as though it had a latch but synthesize without one. This is a particularly bad case of synthesis not following the simulation. It is a good idea to code functions so they would not generate latches if the code were used in a procedure.

Functions are a good way to reuse procedural code, since modules cannot be invoked from a procedure.

11.1. Function Declaration

A function declaration specifies the name of the function, the width of the function return value, the function input arguments, the variables (reg) used within the function, and the function local parameters and integers.

Syntax, Function Declaration

```
function [msb:lsb] function_name;
  input [msb:lsb] input_arguments;
  reg [msb:lsb] reg_variable_list;
  parameter [msb:lsb] parameter_list;
  integer [msb:lsb] integer_list;
  ... statements ...
endfunction
```

Example 11.1

```
function [7:0] my_func; //function return 8-bit value
  input [7:0] i;
  reg [4:0] temp;
  integer n;
  temp= i[7:4] | ( i[3:0]);
  my_func = {temp, i[[1:0]};  

endfunction
```

11.2. Function Return Value

When you declare a function, a variable is also implicitly declared with the same name as the function name, and with the width specified for the function name (The default width is 1-bit). This variable is “my_func” in Example 11.1 on page 19. At least one statement in the function must assign the function return value to this variable.

11.3. Function Call

As mentioned in Sect. 6.4., a function call is an operand in an expression. A function call must specify in its terminal list all the input parameters.

11.4. Function Rules

The following are some of the general rules for functions:

- Functions must contain at least one input argument.
- Functions cannot contain an inout or output declaration.
- Functions cannot contain time controlled statements (#, @, wait).
- Functions cannot enable tasks.
- Functions must contain a statement that assigns the return value to the implicit function name register.

11.5. Function Example

A Function has only one output. If more than one return value is required, the outputs should be concatenated into one vector before assigning it to the function name. The calling module program can then extract (unbundle) the individual outputs from the concatenated form. Example 11.2 shows how this is done, and also illustrates the general use and syntax of functions in Verilog modeling.

Syntax

```
function_name =expression
```

Example 11.2

```
module simple_processor (instruction, outp);
    input [31:0] instruction;
    output [7:0] outp;
    reg [7:0] outp;; // so it can be assigned in always block
    reg func;
    reg [7:0] opr1, opr2;

    function [16:0] decode_add(instr) // returns 1 1-bit plus 2 8-bits
        input [31:0] instr;
        reg add_func;
        reg [7:0] opcode, opr1, opr2;
        begin
            opcode = instr[31:24];
            opr1 = instr[7:0];
            case(opcode)
                8'b10001000:begin // add two operands
                    add_func = 1;
                    opr2 = instr[15:8];
                end
                8'b10001001:begin // subtract two operands
                    add_func = 0;
                    opr2 = instr[15:8];
                end
                8'b10001010:begin // increment operand
                    add_func = 1;
                    opr2 = 8'b00000001;
                end
                default:begin // decrement operand
                    add_func = 0;
                    opr2 = 8'b00000001;
                end
            endcase
            decode_add = {add_func, opr2, opr1}; // concatenated into 17-bits
        end
    endfunction
// -----
    always @(instruction) begin
        {func, op2, op1} = decode_add(instruction); // outputs unbundled
        if (func == 1)
            outp = op1 + op2;
        else
            outp = op1 - op2;
    end
endmodule
```

12. Tasks Not Synthesizable

A task is similar to a function, but unlike a function it has both input and output ports. Therefore tasks do not return values. Tasks are similar to procedures in most programming languages. The syntax and statements allowed in tasks are those specified for functions (Sections 11).

Syntax

```
task task_name;
  input [msb:lsb] input_port_list;
  output [msb:lsb] output_port_list;
  reg [msb:lsb] reg_variable_list;
  parameter [msb:lsb] parameter_list;
  integer [msb:lsb] integer_list;
  ... statements ...
endtask
```

Example 12.1

```
module alu (func, a, b, c);
  input [1:0] func;
  input [3:0] a, b;
  output [3:0] c;
  reg [3:0] c;      // so it can be assigned in always block

  task my_and;
    input[3:0] a, b;
    output [3:0] andout;
    integer i;
    begin
      for (i = 3; i >= 0; i = i - 1)
        andout[i] = a[i] & b[i];
    end
  endtask

  always @ (func or a or b) begin
    case (func)
      2'b00: my_and (a, b, c);
      2'b01: c = a | b;
      2'b10: c = a - b;
      default: c = a + b;
    endcase
  end
endmodule
```

13. Component Inference

13.1. Latches

A latch is inferred (put into the synthesized circuit) if a variable is not assigned to in the else branch of an if ... else if ... else statement. A latch is also inferred in a case statement if a variable is assigned to in only some of the possible case choice branches. Assigning a variable in the default branch avoids the latch. In general, a latch is inferred in if ... else if ... else and case statements if a variable, or one of its bits, is only assigned to in only some of the possible branches.


To improve code readability, use the if statement to synthesize a latch because it is difficult to explicitly specify the latch enable signal when using the case statement.

Syntax

See Sections 8.9 and 8.10 for
if ... else if ... else and case statements

Example 13.1

```
always @(c, i);
begin;
  if (c == 1)
    o = i;
end
```



13.1. Edge-Triggered Registers, Flip-flops, Counters


A register (flip-flop) is inferred by using posedge or negedge clause for the clock in the event list of an always block. To add an asynchronous reset, include a second posedge/negedge for the reset and use the if (reset) ... else statement. Note that when you use the negedge for the reset (active low reset), the if condition is (!reset).

Syntax


```
always @((posedge clk or
          posedge reset_1 or
          negedge reset_2)
begin
  if (reset_1) begin
    ... reset assignments
  end
  else if (!reset_2) begin
    ... reset assignments
  end
  else begin
    ...register assignments
  end
end
```

Example 0.1

```
always @((posedge clk);
begin;
  a <= b & c;
end
```



```
always @((posedge clk or
          negedge rst);
begin;
  if (!rst) a <= 0;
  else a <= b;
end
```



Example 0.2 An Enabled Counter

```
reg [7:0] count;
wire enable;
always @((posedge clk or posedge rst) // Do not include enable.
begin;
  if (rst) count<=0;
  else if (enable) count <= count+1;
end; // 8 flip-flops will be generated.
```

13.2. Multiplexers

A multiplexer is inferred by assigning a variable to different variables/values in each branch of an if or case statement. You can avoid specifying each and every possible branch by using the else and default branches. Note that a latch will be inferred if a variable is not assigned to for all the possible branch conditions.

To improve readability of your code, use the case statement to model large multiplexers.



Syntax

See Sections 8.9 and 8.10 for
if ... else if ... else and **case** statements

Example 13.2

```
if(sel == 1)
  y = a;
else
  y = b;

case (sel)
  2'b00: y = a;
  2'b01: y = b;
  2'b10: y = c;
  default: y = d;
endcase
```



13.3. Adders/Subtractors


The +/- operators infer an adder/subtractor whose width depend on the width of the larger operand.

Syntax

See Section 7 for operators

Example 13.3

```
if(sel == 1)
  y = a + b;
else
  y = c - d;
```



13.4. Tri-State Buffers


A tristate buffer is inferred if a variable is conditionally assigned a value of z using an if, case or conditional operator.

Syntax

See Sections 8.9 and 8.10 for
if ... else if ... else and **case** statements

Example 13.5

```
if(en == 1)
  y = a;
else
  y = 1'bz;
```



13.5. Other Component Inferences


Most logic gates are inferred by the use of their corresponding operators. Alternatively a gate or component may be explicitly instantiated by using the primitive gates (**and**, **or**, **nor**, **inv** ...) provided in the Verilog language.

14. Finite State Machines. For synthesis

When modeling finite state machines, it is recommended to separate the sequential current-state logic from the combinational next-state and output logic.

State Diagram

for lack of space the outputs are not shown on the state diagram, but are:
 in state0: Zot = 000,
 in state1: Zot = 101,
 in state2: Zot = 111,
 in state3: Zot = 001.



Using Macros for state definition

As an alternative for-

parameter state0=0, state1=1,
 state2=2, state3=3;

one can use macros. For example after the definition below 2'd0 will be textually substituted whenever `state0 is used.

```

`define state0 2'd0
`define state1 2'd1
`define state2 2'd
`define state3 2'd3;
  
```

When using macro definitions one must put a back quote in front. For example:

```

case (state)
  `state0: Zot = 3'b000;
  `state1: Zot = 3'b101;
  `state2: Zot = 3'b111;
  `state3: Zot = 3'b001;
  
```

Example 14.1

```

module my_fsm (clk, rst, start, skip3, wait3, Zot);
  input clk, rst, start, skip3, wait3;
  output [2:0] Zot; // Zot is declared reg so that it can
  reg [2:0] Zot; // be assigned in an always block.
  parameter state0=0, state1=1, state2=2, state3=3;
  reg [1:0] state, nxt_st;

always @ (state or start or skip3 or wait3)
  begin : next_state_logic //Name of always procedure.
    case (state)
      state0: begin
        if (start) nxt_st = state1;
        else nxt_st = state0;
        end

      state1: begin
        nxt_st = state2;
        end

      state2: begin
        if (skip3) nxt_st = state0;
        else nxt_st = state3;
        end

      state3: begin
        if (wait3) nxt_st = state3;
        else nxt_st = state0;
        end

      default: nxt_st = state0;
    endcase // default is optional since all 4 cases are
  end // covered specifically. Good practice says uses it.
  
```

```

always @ (posedge clk or posedge rst)
  begin : register_generation
    if (rst) state = state0;
    else state = nxt_st;
  end

always @(state) begin : output_logic
  case (state)
    state0: Zot = 3'b000;
    state1: Zot = 3'b101;
    state2: Zot = 3'b111;
    state3: Zot = 3'b001;
    default: Zot = 3'b000;// default avoids latches
  endcase
  
```

```

end
endmodule
  
```


14.1.

14.2. Counters

Counters are a simple type of finite-state machine where separation of the flip-flop generation code and the next-state generation code is not worth the effort. In such code, use the nonblocking “`<=`” assignment operator.

Binary Counter

Using toggle flip-flops




Example 14.2

```
reg [3:0] count; wire TC; // Terminal count (Carry out)
always @(posedge clk or posedge rset)
begin
  if (rset) count <= 0;
  else count <= count+1;
end
assign TC = & count; // See "Reduction Operators" on page 7
```

14.3. Shift Registers

Shift registers are also best done completely in the flip-flop generation code. Use the nonblocking “`<=`” assignment operator so the operators “`<< N`” shifts left N bits. The operator “`>>N`” shifts right N bits. See also Example 8 .3 on page 13.


Shift Register



Example 14.3

```
reg [3:0] Q;
always @(posedge clk or posedge rset)
begin
  if (rset) Q <= 0;
  else begin
    Q <= Q << 1; // Left shift 1 position
    Q[0] <= Q[3]; /* Nonblocking means the old Q[3] is sent
to Q[0]. Not the revised Q[3] from the previous line.
  end
end
```

Linear-Feedback Shift Register



Example 14.4

```
reg [3:0] Q;
always @(posedge clk or posedge rset)
begin
  if (rset) Q <= 0;
  else begin
    Q <= {Q[2:1]; Q[3]^Q[2]}; /* The concatenation operators
"{}" form the new Q from elements of the old Q. */
  end
end
```

15. Compiler Directives

Compiler directives are special commands, beginning with ‘, that affect the operation of the Verilog simulator. The Synopsys Verilog HDL Compiler/Design Compiler and many other synthesis tools parse and ignore compiler directives, and hence can be included even in synthesizable models. Refer to *Cadence Verilog-XL Reference Manual* for a complete listing of these directives. A few are briefly described here.

15.1. Time Scale

`timescale specifies the time unit and time precision. A time unit of 10 ns means a time expressed as say #2.3 will have a delay of 23.0 ns. Time precision specifies how delay values are to be rounded off during simulation. Valid time units include s, ms, μ s, ns, ps, fs.

Only 1, 10 or 100 are valid integers for specifying time units or precision. It also determines the displayed time units in display commands like \$display

Syntax

```
`timescale time_unit / time_precision;
```

Example 15.1

```
`timescale 1 ns/1 ps //unit = 1ns, precision = 1/1000ns
`timescale 1 ns/100 ps //time unit = 1ns; precision = 1/10ns;
```

15.2. Macro Definitions

A macro is an identifier that represents a string of text. Macros are defined with the directive `define, and are invoked with the quoted macro name as shown in the example.

Syntax

```
`define macro_name text_string;
...`macro_name ...
```

Example 15.2

```
`define add_lsb a[7:0] + b[7:0]
assign o = 'add_lsb; // assign o = a[7:0] + b[7:0];
```

15.3. Include Directive

Include is used to include the contents of a text file at the point in the current file where the include directive is. The include directive is similar to the C/C++ include directive.

Syntax

```
`include file_name;
```

Example 15.3

```
module x;
`include "dclr.v"; // contents of file "dclr.v" are put here
```

16. System Tasks and Functions

These are tasks and functions that are used to generate input and output during simulation. Their names begin with a dollar sign (\$). The Synopsys Verilog HDL Compiler/Design Compiler and many other synthesis tools parse and ignore system functions, and hence can be included even in synthesizable models. Refer to *Cadence Verilog-XL Reference Manual* for a complete listing of system functions. A few are briefly described here.

System tasks that extract data, like **\$monitor** need to be in an **initial** or **always** block.

16.1. \$display, \$strobe, \$monitor

These commands have the same syntax, and display their values as text on the screen during simulation. They are much less convenient than waveform display tools like *cwaves*[®] or *Signalscan*[®]. **\$display** and **\$strobe** display once every time they are executed, whereas **\$monitor** displays every time one of its parameters changes. The difference between **\$display** and **\$strobe** is that **\$strobe** displays the parameters at the very end of the current simulation time unit. The format string is like that in C/C++, and may contain format characters. Format characters include %d (decimal), %h (hexadecimal), %b (binary), %c (character), %s (string) and %t (time). Append b, h, o to the task name to change default format to binary, octal or hexadecimal.

Syntax

```
$display ("format_string",
          par_1, par_2, ...);
```

Example 16.1

```
initial begin
    $displayh(b, d); // displayed in hexadecimal
    $monitor("at time=%t, d=%h", $time, a);
end
```

16.2. \$time, \$stime, \$realtime

These return the current simulation time as a 64-bit integer, a 32-bit integer, and a real number, respectively. Their use is illustrated in Examples 4.6 and 13.1.

16.3. \$reset, \$stop, \$finish

\$reset resets the simulation back to time 0; **\$stop** halts the simulator and puts it in the interactive mode where the user can enter commands; **\$finish** exits the simulator back to the operating system.

16.4. \$deposit

\$deposit sets a net to a particular value.

Syntax

```
$deposit (net_name, value);
```

Example 16.2

```
$deposit(b, 1'b0);
$deposit(outp, 4'b001x); // outp is a 4-bit bus
```

16.5. \$scope, \$showscope

\$scope(hierarchy_name) sets the current hierarchical scope to hierarchy_name. **\$showscopes(n)** lists all modules, tasks and block names in (and below, if n is set to 1) the current scope.

16.6. \$list

\$list (hierarchical_name) lists line-numbered source code of the named module, task, function or named-block.

16.7. \$random

\$random generates a random integer every time it is called. If the sequence is to be repeatable, the first time one invokes random give it a numerical argument (a seed). Otherwise the seed is derived from the computer clock.

Syntax

```
xzz = $random[(integer)];
```

Example 16.3

```
reg [3:0] xyz;
initial begin
    xyz= $random (7); // Seed the generator so number
                      // sequence will repeat if simulation is restarted.
    forever xyz = #20 $random;
    // The 4 lsb bits of the random integers will transfer into the
    // xyz. Thus xyz will be a random integer 0 ≤ xyz ≤ 15.
```

16.8. \$dumpfile, \$dumpvar, \$dumpon, \$dumpoff, \$dumpall

These can dump variable changes to a simulation viewer like **cwaves**[®]. The dump files are capable of dumping all the variables in a simulation. This is convenient for debugging, but can be very slow.

Syntax

```
$dumpfile("filename.dmp")
$dumpvar dumps all variables in the
design.
$dumpvar(1, top) dumps all the varia-
bles in module top and below, but not
modules instantiated in top.
$dumpvar(2, top) dumps all the varia-
bles in module top and 1 level below.
$dumpvar(n, top) dumps all the varia-
bles in module top and n-1 levels below.
$dumpvar(0, top) dumps all the varia-
bles in module top and all level below.
$dumpon initiates the dump.
$dumpoff stop dumping.
```

Example 16.4

```
// Test Bench
module testbench;
reg a, b;  wire c;
initial begin;
    $dumpfile("cwave_data.dmp");
    $dumpvar //Dump all the variables
//Alternately instead of $dumpvar, one could use
    $dumpvar(1, top) //Dump variables in the top module.
//Ready to turn on the dump.
    $dumpon
        a=1; b=0;
        topmodule top(a, b, c);
end
```

16.9. \$shm_probe, \$shm_open

These are special commands for the *Simulation History Manager* for Cadence **cwaves**[®] only. They will save variable changes for later display.

Syntax

```
$shm_open ("cwave_dump.dm")
$shm_probe (var1,var2, var3);
/* Dump all changes in the above 3 varia-
bles. */
$shm_probe(a, b, inst1.var1, inst1.var2);
/* Use the qualifier inst1. to look inside
the hierarchy. Here inside module
instance "inst1" the variables var1 and
var2 will be dumped.*/

```

Example 16.5

```
// Test Bench
module testbench;
reg a, b;  wire c;
initial begin;
    $shm_open("cwave_data.dmp");
    $shm_probe(a, b, c)
/* See also the testbench example in "Test Benches" on p. 29
```

17. Test Benches

A test bench supplies the signals and dumps the outputs to simulate a Verilog design (module(s)). It invokes the design under test, generates the simulation input vectors, and implements the system tasks to view/format the results of the simulation. It is never synthesized so it can use all Verilog commands.

To view the waveforms when using Cadence Verilog XL Simulator, use the Cadence-specific Simulation History Manager (SHM) tasks of **\$shm_open** to open the file to store the waveforms, and **\$shm_probe** to specify the variables to be included in the waveforms list. You can then use the Cadence **cwaves** waveform viewer by typing **cwaves &** at the UNIX prompt.

Syntax

```
$shm_open(filename);
$shm_probe(var1, var2, ...)
```

Note also

var=\$random
wait(condition) statement

Example 17.1

```
'timescale 1 ns /100 ps // time unit = 1ns; precision = 1/10 ns;
module my_fsm_tb; // Test Bench of FSM Design of Example 14.1
/* ports of the design under test are variables in the test bench */
reg clk, rst, start, skip3, wait3;
wire Button;

***** DESIGN TO SIMULATE (my_fsm) INSTANTIATION ****/
my_fsm dut1 (clk, rst, start, skip3, wait3, Button);

***** SECTION TO DISPLAY VARIABLES ****/
initial begin
$shm_open("sim.db"); //Open the SHM database file
/* Specify the variables to be included in the waveforms to be
viewed by Cadence cwaves */
$shm_probe(clk, reset, start);
// Use the qualifier dut1. to look at variables inside the instance dut1.
$shm_probe(skip3, wait3, Button, dut1.state, dut1.nxt_st);
end

***** RESET AND CLOCK SECTION ****/
initial begin
clk = 0; rst=0;
#1 rst = 1; //The delay gives rst a posedge for sure.
#200 rst = 0; //Deactivate reset after two clock cycles +1 ns*/
end
always #50 clk = ~clk; // 10 MHz clock (50*1 ns*2) with 50% duty-cycle

***** SPECIFY THE INPUT WAVEFORMS skip3 & wait3 ****/
initial begin
skip3 = 0; wait3 = 0; // at time 0, wait3=0, skip3=0
#1; // Delay to keep inputs from changing on clock edge.
#600 skip3 = 1; // at time 601, wait3=0, skip3=1
#400 wait3 = 1; // at time 1001, wait3=1, skip3=0
skip3=0;
#400 skip3 = 1; // at time 1401, wait3=1, skip3=1
wait(Button) skip3 = 0; // Wait until Button=1, then make skip3 zero.
wait3 = $random; //Generate a random number, transfer lsb into wait3
$finish; // stop simulation. Without this it will not stop.
end
endmodule
```

17.1. Synchronous Test Bench

In synchronous designs, one changes the data during certain clock cycles. In the previous test bench one had to keep counting delays to be sure the data came in the right cycle. With a synchronous test bench the input data is stored in a vector or array and one part injected in each clock cycle. The Verilog array is not defined in these notes.

Synchronous test benches are essential for cycle based simulators which do not use any delays smaller than a clock cycle.

Things to note:

data[8:1]=8'b1010_1101;
The underscore visually separates the bits. It acts like a comment.

if (I==9) \$finish;

When the data is used up, finish

x<=data[I]; I<=I+1;

When synthesizing to flip-flops as in an In an @*(posedge...* procedure, always use nonblocking. Without that you will be racing with the flip-flops in the other modules.

Example 17.2

```
// Synchronous test bench
module SynchTstBch;
    reg [8:1] data;
    reg x,clk;
    integer I;

    initial begin
        data[8:1]=8'b1010_1101; // Underscore spaces bits.
        I=1;
        x=0;
        clk=0;
        forever #5 clk=~clk;
    end
    /*** Send in a new value of x every clock cycle***/
    always @(posedge clk)
        begin
            if (I==9) $finish;
            #1;      // Keeps data from changing on clock edge.
            x<=data[I];
            I<=I+1;
        end
    topmod top1(clk,x);
endmodule
```

APPENDIX F REFERENCE MANUALS

The Digilent Basys Board Reference Manual is available at
http://www.digilentinc.com/data/products/basys/basys_e_rm.pdf

The Digilent Basys3 Board Reference Manual is available at
http://www.digilentinc.com/Data/Products/BASYS2/Basys3_rm.pdf