Lab 6 - Arithmetic Unit

CS1050 Computer Organization and Digital Design

Name: Dissanayake D.M.A.K.

Index No.: 220135N


Group : **44**

Lab Task:

Designing and Development of 4-bit register and 4-bit Arithmetic Unit run on Basys3 board.

Introduction

In the realm of microprocessors, registers play a pivotal role as repositories for sets of bits. Our mission in this lab is to engineer a 4-bit Arithmetic Unit capable of performing additions on numbers housed in two separate registers. To grasp the intricacies of this task, we'll begin with the creation of a 4-bit register utilizing D Flip Flops. This register, featuring an Enable input and a Clock input, will set the stage for the subsequent integration with our 4-bit RCA.




1)4-bit Register

Design Source File

```
-- Company:
-- Engineer:
-- Create Date: 03/12/2024 02:07:04 PM
-- Design Name:
-- Module Name: Reg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg is
   Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
          En : in STD LOGIC;
          Clk : in STD_LOGIC;
          Q : out STD_LOGIC_VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
begin
process (Clk) begin
   if (rising edge(Clk)) then
       if En = '1' then
           Q <= D;
       end if;
   end if;
end process;
end Behavioral;
```

Elaborated design schematic



2)4-bit Arithmetic Unit


Design Source File

```
-- Company:
-- Engineer:
-- Create Date: 03/12/2024 02:11:40 PM
-- Design Name:
-- Module Name: AU - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity AU is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           RegSel : in STD LOGIC;
           Clk : in STD LOGIC;
           S: out STD LOGIC VECTOR (3 downto 0);
           Zero : out STD LOGIC;
           Carry : out STD LOGIC);
end AU;
architecture Behavioral of AU is
component Req
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component RCA 4
    Port ( A0 : in STD LOGIC;
       A1 : in STD LOGIC;
       A2 : in STD_LOGIC;
       A3 : in STD LOGIC;
       B0 : in STD LOGIC;
       B1 : in STD LOGIC;
       B2 : in STD LOGIC;
       B3 : in STD LOGIC;
       C in : in STD LOGIC;
       S0 : out STD LOGIC;
       S1 : out STD_LOGIC;
       S2 : out STD LOGIC;
       S3 : out STD LOGIC;
       C out : out STD LOGIC);
end component;
component Slow Clk
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
signal Enable A : STD LOGIC;
signal Enable B : STD LOGIC;
signal A out : STD LOGIC VECTOR (3 downto 0);
signal B out : STD LOGIC VECTOR (3 downto 0);
signal Clk Slow : STD LOGIC;
begin
    --Logic of 1 to 2 decoder
    Enable A <= not RegSel;</pre>
    Enable B <= RegSel;</pre>
    SLow Clk 0 : Slow Clk
    port MAP (Clk, Clk Slow);
    Reg A : Reg
    port MAP (
        A, Enable A, Clk Slow, A out
    Reg B : Reg
    port MAP (
```

```
A, Enable B, Clk SLow, B out
    );
    RCA 4 0 : RCA 4
    port MAP (
         A0 \Rightarrow A \text{ out (0)},
         A1 => A out(1),
         A2 \Rightarrow A_out(2),
         A3 \Rightarrow A_out(3),
         B0 => B_out(0),
         B1 => B_out(1),
         B2 => B_out(2),
         B3 => B_out(3),
         C in => '0',
         s\overline{0} \Rightarrow S(0)
         s1 \implies S(1),
         s2 \implies S(2),
         s3 => S(3),
         C out => Carry
    );
    --logic for zero
    Zero \leftarrow (A_out(3) xnor B_out(3)) and (A_out(2) xnor B_out(2)) and
(A_out(1) xnor B_out(1)) and (A_out(0) xnor B_out(0));
end Behavioral;
```

Elaborated design schematic



Simulation source file

```
------
-- Company:
-- Engineer:
--
-- Create Date: 03/12/2024 03:47:22 PM
-- Design Name:
-- Module Name: TB_AU - Behavioral
-- Project Name:
```


```
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB AU is
-- Port ();
end TB AU;
architecture Behavioral of TB AU is
component AU
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           RegSel : in STD LOGIC;
           Clk : in STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           Zero : out STD LOGIC;
           Carry : out STD LOGIC);
end component;
signal A : STD LOGIC VECTOR (3 downto 0);
signal RegSel : STD LOGIC;
signal Clk : STD LOGIC;
signal S : STD LOGIC VECTOR (3 downto 0);
signal Zero : STD LOGIC;
signal Carry : STD LOGIC;
begin
UUT : AU
PORT MAP (A, RegSel, Clk, S, Zero, Carry);
Clk process: process
begin
Clk <= '0'; wait for 5ns;
Clk <= '1'; wait for 5ns;</pre>
end process;
process
begin
    RegSel <= '0';</pre>
```

```
A <= "0011";
    wait for 100ns;
    RegSel <= '1';</pre>
    A <= "0001"; wait for 100ns;
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    RegSel <= '1'; A <= S; wait for 100ns;</pre>
    wait ;
end process;
end Behavioral;
```

Timing Diagram



Implemented design schematic



Constraints File

```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
    set property IOSTANDARD LVCMOS33 [get ports Clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk]
## Switches
set property PACKAGE PIN V17 [get ports {A[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
set property PACKAGE PIN V16 [get_ports {A[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set property PACKAGE PIN W16 [get ports {A[2]}]
   set property IOSTANDARD LVCMOS33 [get ports {A[2]}]
set property PACKAGE_PIN W17 [get_ports {A[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {A[3]}]
set property PACKAGE PIN R2 [get ports {RegSel}]
    set property IOSTANDARD LVCMOS33 [get ports {RegSel}]
set property PACKAGE PIN U16 [get ports {S[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {S[0]}]
set property PACKAGE PIN E19 [get ports {S[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {S[1]}]
set property PACKAGE PIN U19 [get ports {S[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {S[2]}]
set property PACKAGE_PIN V19 [get_ports {S[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {S[3]}]
set property PACKAGE PIN P1 [get ports {Carry}]
    set property IOSTANDARD LVCMOS33 [get ports {Carry}]
set property PACKAGE PIN L1 [get ports {Zero}]
    set property IOSTANDARD LVCMOS33 [get ports {Zero}]
```

Conclusion

In conclusion, the 4-bit Arithmetic Unit (AU) crafted in this lab serves as a digital powerhouse capable of adding numbers stored in distinct registers. Similar to a counter's versatility, this AU exhibits flexibility by accommodating two registers, enabling users to input 4-bit binary values via switches. Functionality is orchestrated through clock synchronization, and the outcome of the addition process is vividly displayed on LEDs. Much like a counter measuring occurrences, this AU extends its utility to compute and showcase the sum of registered numbers, underscoring its significance in diverse electronic applications. The seamless integration of theoretical concepts with practical implementation in this lab not only enhances our understanding of digital design but also equips us with valuable skills for future endeavors in microprocessor architecture.

-End-