CS1050 Computer Organization and Digital Design

Name: Dissanayake D.M.A.K.

Index No.: 220135N

Group: 44

Lab Task: Implementation of Multipliers for 2-bit and 4-bit Binary Numbers

This lab focuses on the practical implementation and testing of multipliers designed for binary numbers, specifically targeting two scenarios: a 2-bit multiplier and a 4-bit multiplier. Multipliers are essential components in digital circuitry, enabling the efficient multiplication of binary numbers in electronic systems.

The 2-bit multiplier is realized through the use of two Full Adders (FAs). Full Adders are fundamental units in digital circuit design, facilitating binary addition with carry inputs. By chaining two FAs together, we create a concise yet effective circuit for multiplying 2-bit binary numbers.

To accommodate the multiplication of two 4-bit binary numbers, a more intricate circuit is employed, featuring twelve Full Adders. This design allows for the handling of carry bits, ensuring precise multiplication results for a broader range of input values.

Both implementations encompass the standard design steps, including the development of circuit diagrams and simulation of the designed circuits. These steps are integral in confirming the accuracy and efficiency of the multiplier designs.

1) 2x2 Multiplier


Design source file

```
-- Company:
-- Engineer:
--
-- Create Date: 02/27/2024 02:12:22 PM
-- Design Name:
-- Module Name: Multiplier 2 - Behavioral
-- Project Name:
-- Target Devices:
```

```
-- Tool Versions:
-- Description:
Dependencies:
-- --
Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE; use
IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if
instantiati -- any Xilinx leaf cells in this code.
--library UNISIM; --use
UNISIM. VComponents.all;
entity Multiplier 2 is
Port (
A : in STD LOGIC VECTOR (1 downto 0);
B : in STD LOGIC VECTOR (1 downto 0);
Y: out STD LOGIC VECTOR (3 downto 0));
end Multiplier 2;
architecture Behavioral of Multiplier 2 is
COMPONENT FA
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C out : out STD LOGIC);
```

```
END COMPONENT;
signal b0a0, b0a1, b1a1, b1a0 : STD LOGIC;
signal S_0_0, S_0_1, C_0_0, C_0_1 : STD_LOGIC;
begin
FA_0_0 : FA
Port map (
    A \Rightarrow b1a0,
    B \Rightarrow b0a1,
    C in => '0',
    s => s_0_0,
    C \text{ out } => C 0 0);
FA 0 1 : FA
    Port map (
         A \Rightarrow b1a1,
         B => '0',
         C in => C 0 0,
         S \Rightarrow S 0 1,
         C_{out} => C_{0_1};
b0a0 \le B(0) \text{ and } A(0);
b0a1 \le B(0) \text{ and } A(1);
b1a0 \le B(1) \text{ and } A(0);
bla1 <= B(1) and A(1);
Y(0) \le b0a0;
Y(1) \le S 0 0;
Y(2) \le S 0 1;
Y(3) \le C 0 1;
end Behavioral;
```

Elaborated design schematic




Simulation source file

```
-- Company:
-- Engineer:
--
-- Create Date: 02/27/2024 02:41:51 PM
-- Design Name:
-- Module Name: TB_Multiplier_2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
-- Revision:
```

```
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE; use
IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if
instantiati -- any Xilinx leaf cells in this code.
--library UNISIM; --use
UNISIM. VComponents.all;
entity TB Multiplier 2
is -- Port (); end
TB Multiplier 2;
architecture Behavioral of TB Multiplier 2 is
COMPONENT Multiplier 2
        Port ( A : in STD LOGIC VECTOR (1 downto 0);
               B : in STD LOGIC VECTOR (1 downto 0);
               Y : out STD LOGIC VECTOR (3 downto 0));
END COMPONENT;
signal A, B : STD LOGIC VECTOR (1 downto 0);
signal Y : STD LOGIC VECTOR(3 downto 0);
begin UUT: Multiplier 2 PORT MAP(A,B,Y);
process
```

```
begin
        A<= "00";
        B <="00";
        WAIT FOR 100 ns;
        A<="01";
        B<="01";
        WAIT FOR 100 ns;
        B<="10";
        WAIT FOR 100 ns;
        B<="11";
        WAIT FOR 100 ns;
        A<="10";
        B<="01";
        WAIT FOR 100 ns;
        B<="10";
        WAIT FOR 100 ns;
        B<="11";
        WAIT FOR 100 ns;
        A<="11";
        B<="01";
        WAIT FOR 100 ns;
        B<="10";
        WAIT FOR 100 ns;
        B<="11";
        WAIT;
end process;
end Behavioral;
```

Timing diagram



2) 4x4 Multiplier

Design source file

```
-- Company:
-- Engineer:
--
-- Create Date: 02/27/2024 03:06:16 PM
-- Design Name:
-- Module Name: Multiplier_4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
```

```
library IEEE; use
IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiati
-- any Xilinx leaf cells in this code.
--library UNISIM; --use
UNISIM. VComponents.all;
entity Multiplier 4 is Port ( A : in
STD LOGIC VECTOR (3 downto 0);
            B : in STD LOGIC VECTOR (3 downto 0);
Y : out STD LOGIC VECTOR (7 downto 0)); end
Multiplier 4;
architecture Behavioral of Multiplier 4 is
COMPONENT FA
    Port ( A : in STD LOGIC;
            B : in STD LOGIC;
            C in : in STD LOGIC;
            S : out STD LOGIC;
            C out : out STD LOGIC);
END COMPONENT;
signal b0a0, b0a1, b0a2, b0a3,b1a0, b1a1, b1a2, b1a3, b2a0, b2a1, b2a2, b2a3,
     b3a0,b3a1, b3a2, b3a3 : STD_LOGIC;
signal S_0_0, S_0_1,S_0_2, S_0_3,S_1_0, S_1_1,S_1_2, S_1_3,S_2_0, S_2_1,S_2_2,
     S_2_3,C_0_0, C_0_1,C_0_2, C_0_3,C_1_0, C_1_1,C_1_2, C_1_3,C_2_0, C_2_1,C_2_2,
     C_2_3: STD_LOGIC;
begin
```

```
FA 0 0 : FA
Port map (
A \Rightarrow b0a1,
B \Rightarrow b1a0,
C in => '0',
S \Rightarrow S 0 0,
C_out => C_0_0);
FA 0 1 : FA
    Port map(
A \Rightarrow b0a2
B \Rightarrow b1a1,
C in => C 0 0,
S => S 0 1,
C \text{ out } => C 0 1);
FA 0 2 : FA
         Port map (
A \Rightarrow b0a3
B \Rightarrow b1a2
C in => C 0 1,
S \Rightarrow S 0 2,
C out => C_0_2);
FA 0 3 : FA
   Port map(
A => '0',
B \Rightarrow b1a3,
C in => C 0 2,
s => s 0 3,
C \text{ out } => C 0 3);
FA 1 0 : FA
         Port map (
A => S 0 1,
B \Rightarrow b2a0,
C in => '0',
S => S 1 0,
```

```
C \text{ out } => C 1 0);
FA 1_1 : FA
    Port map(
A \Rightarrow S 0 2,
B \Rightarrow b2a1,
C_{in} => C_{1_0},
S => S 1 1,
C out => C_1_1);
FA 1 2 : FA
       Port map(
A \Rightarrow S 0 3,
B \Rightarrow b2a2
C_in => C_1_1,
S => S 1 2,
C \text{ out } => C 1 2);
FA 1 3 : FA
    Port map(
A => c 0 3,
B \Rightarrow b2a3
C in => C 1 2,
S => S 1 3,
C_out => C_1_3);
FA 2 0 : FA
         Port map(
A => S_1_1,
B \Rightarrow b3a0,
C_in => '0',
S \Rightarrow S 2 0,
C \text{ out } \Rightarrow C 2 0);
FA 2 1 : FA
   Port map(
A => S_1_2,
B \Rightarrow b3a1,
```

```
C in => C 2 0,
S => S_2_1,
C \text{ out } => C_2_1);
FA 2 2 : FA
          Port map(
A \Rightarrow S 1 3,
B \Rightarrow b3a2
C in => C 2 1,
S \Rightarrow S 2 2,
C \text{ out } \Rightarrow C 2 2);
FA 2 3 : FA
    Port map(
A => c 1 3,
B \Rightarrow b3a3,
C in => C 2 2,
S => S 2 3,
C \text{ out } => C 2 3);
b0a0 \le B(0) \text{ and } A(0);
b0a1 \le B(0) \text{ and } A(1);
b0a2 \le B(0) \text{ and } A(2);
b0a3 \le B(0) \text{ and } A(3);
b1a0 \le B(1) \text{ and } A(0);
b1a1 \leq B(1) and A(1);
b1a2 \le B(1) \text{ and } A(2);
b1a3 \le B(1) \text{ and } A(3);
b2a0 \le B(2) \text{ and } A(0);
b2a1 \le B(2) \text{ and } A(1);
b2a2 \le B(2) \text{ and } A(2);
b2a3 \le B(2) \text{ and } A(3);
b3a0 \le B(3) \text{ and } A(0);
b3a1 \le B(3) \text{ and } A(1);
b3a2 \le B(3) \text{ and } A(2);
b3a3 \le B(3) \text{ and } A(3);
```

```
Y(0) <= b0a0;

Y(1) <= S_0_0;

Y(2) <= S_1_0;

Y(3) <= S_2_0;

Y(4) <= S_2_1;


Y(5) <= S_2_2;

Y(6) <= S_2_3;

Y(7) <= C_2_3;

end Behavioral;
```

Elaborated design schematic



Simulation source file

```
-- Design Name:
-- Module Name: TB Multiplier 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
Dependencies:
Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE; use
IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if
instantiati -- any Xilinx leaf cells in this code.
--library UNISIM; --use
UNISIM. VComponents.all;
entity TB Multiplier 4
is -- Port (); end
TB Multiplier 4;
architecture Behavioral of TB Multiplier 4 is
COMPONENT Multiplier 4
        Port ( A : in STD LOGIC VECTOR (3 downto 0);
               B : in STD LOGIC VECTOR (3 downto 0);
               Y : out STD LOGIC VECTOR (7 downto 0));
```

```
END COMPONENT;
signal A, B : STD LOGIC VECTOR (3 downto 0);
signal Y : STD_LOGIC_VECTOR(7 downto 0);
begin
    UUT: Multiplier_4 PORT MAP(A, B, Y);
process
begin
    A <= "0111";
    B <= "1110";
    WAIT FOR 100 ns;
   A<= "1011";
    B <="0101";
    WAIT FOR 100 ns;
    A<="1101";
    B<="0110";
    WAIT FOR 100 ns;
    A<="1111";
    B<="1001";
    WAIT FOR 100 ns;
    A<="0011";
    B<="1111";
    WAIT FOR 100 ns;
    A<= "1101";
    B <="1010";
    WAIT;
end process;
end Behavioral;
```

Timing diagram

