

Lab Report 5

Ashish Prasad, 21D180009

September 6, 2022

1 Overview of the experiment

The purpose of this experiment was to make a universal shifter circuit, which can perform a logical right shift or left shift on 8-bit input by the specified number of bits.

2 Experiment setup

2.1 Digital Design for Universal shifter

The Pen-paper design for the universal shifter is shown as follows:




Figure 1: Design

The code for the same Universal shifter design is shown :

2.1.1 Entity: MUX

```
entity MUX is
  port (A0, A1, S: in std_logic; Y: out std_logic);
end entity MUX;
```

2.1.2 Entity Declaration: Shifter

```
entity shifter is
  port (A: in std_logic_vector(7 downto 0);
        L: in std_logic;
        B_1: in std_logic_vector(2 downto 0);
        output: out std_logic_vector(7 downto 0));
end entity;
```

2.1.3 Architecture Declaration

```
architecture pqrs of shifter is
  component bit_reversal is
    port (a: in std_logic_vector(7 downto 0);
          X: in std_logic;
          b: out std_logic_vector(7 downto 0));
  end component bit_reversal;

  component shift_4 is
    port (a: in std_logic_vector(7 downto 0);
          X: in std_logic;
          b: out std_logic_vector(7 downto 0));
  end component shift_4;

  component shift_2 is
    port (a: in std_logic_vector(7 downto 0);
          X: in std_logic;
          b: out std_logic_vector(7 downto 0));
  end component shift_2;

  component shift_1 is
    port (a: in std_logic_vector(7 downto 0);
          X: in std_logic;
          b: out std_logic_vector(7 downto 0));
  end component shift_1;

  signal s1,s2,s3,s4 : std_logic_vector(7 downto 0);
  -----
begin
  l1: bit_reversal port map(a =>A, X => L, b=> s1);
```

```

12: shift_4 port map(a =>s1, X => B_1(2), b => s2);
13: shift_2 port map(a =>s2, X => B_1(1), b => s3);
14: shift_1 port map(a =>s3, X => B_1(0), b => s4);
15: bit_reversal port map(a =>s4, X => L, b => output);
end architecture pqrs;

```

3 Observations

3.1 Digital Design

The Design passed all the test cases as given in TRACEFILE the RTL Simulation for the same is shown below.

3.2 RTL Simulation




Figure 2: RTL Simulation

3.3 RTL View




Figure 3: RTL View

3.4 Final Observation

[illegible]