
ECE/CSC 406/506: Architecture of Parallel Computers

Project 2. Coherence Protocols

1 A) Implemented Modified MSI and here is the output of the simulator for debug trace file

```
==== 506 Personal information ==== Name: Ashish Tummuri
Unity ID: atummur
ECE492 Students?: NO
===== 506 SMP Simulator configuration =====
L1_SIZE: 8192
L1_ASSOC: 8
L1 BLOCKSIZE: 64
NUMBER OF PROCESSORS: 4
COHERENCE PROTOCOL: MSI
TRACE FILE: ../trace/canneal.04t.debug ======= Simulation results (Cache 0) ==
01. number of reads:
02. number of read misses:
                                                                   446
03. number of writes:
04. number of write misses:
                                                                   269
05. total miss rate:
06. number of writebacks:
07. number of memory transactions:
08. number of invalidations:
09. number of flushes:
                                                                   398
10. number of BusRdX:
============== Simulation results (Cache 1) ===
                                                                   14
01. number of reads:
                                                                   2341
02. number of read misses:
03. number of writes:
                                                                   407
                                                                   229
04. number of write misses:
                                                                   12
05. total miss rate:
                                                                   16.30%
06. number of writebacks:
07. number of memory transactions: 08. number of invalidations:
                                                                   366
09. number of flushes:
10. number of BusRdX:
                                                                   12
               == Simulation results (Cache 2) ====
01. number of reads:02. number of read misses:
                                                                   2396
03. number of writes:
04. number of write misses:
                                                                   253
                                                                   12
                                                                   14.53%
05. total miss rate:
06. number of writebacks:
07. number of memory transactions:
                                                                   385
08. number of invalidations:
09. number of flushes:
                                                                   323
10. number of BusRdX:
                                                                   12
===== Simulation results (Cache 3)
01. number of reads:
                                                                   1969
02. number of read misses:
                                                                   449
03. number of writes:
                                                                   204
04. number of write misses:
                                                                   13
05. total miss rate:
                                                                   21.26%
06. number of writebacks:
07. number of memory transactions:08. number of invalidations:
                                                                   465
                                                                   362
09. number of flushes:
10. number of BusRdX:
                                                                   13
```

1 B) Plot of Memory Transactions of Long trace file:



2 A) Implemented Dragon Protocol and here is the output of the simulator for debug trace file

- To compare these two, we look at several key metrics that inform us about the performance and efficiency of each protocol. Here's a brief explanation of the results based on the data provided:
- Total Miss Rate: The total miss rate reflects the percentage of memory accesses that result
 in a cache miss. A lower miss rate generally indicates better performance because it means
 fewer accesses require slower memory fetches. total miss rates show that the Dragon
 protocol has a significantly lower total miss rate for each cache compared to the MSI
 protocol. This indicates that the Dragon protocol is more effective at reducing cache
 misses, which would typically result in better overall performance due to less frequent
 access to slower main memory.
- Number of Writebacks: Writebacks occur when a modified cache line is replaced and needs to be written back to memory. Fewer writebacks are typically better because they mean the system is doing less redundant work. The Modifies MSI protocol has fewer writebacks across all caches, which could indicate more efficient utilization of cache lines.
- Number of Interventions and Invalidations: Interventions and invalidations are
 mechanisms used to maintain cache coherence. Interventions occur when a cache
 forwards a copy of data from its own cache to another cache, and invalidations occur
 when a cache line is marked as invalid due to updates from other caches. The Dragon
 protocol has fewer interventions and invalidations in all caches, suggesting that it might
 handle coherence with less overhead than MSI.
- **Memory Transactions**: This is the count of actual memory read and write operations due to cache misses. Fewer memory transactions indicate better cache performance. The Dragon protocol results in fewer memory transactions in all caches, suggesting it is more effective at reducing the load on memory.
- In summary, as showing the below two protocol output comparisons, the Dragon protocol
 appears to perform slightly better than the Modified MSI protocol in terms of total miss
 rate, number of writebacks, number of memory transactions, and bus transactions. It also
 seems to manage coherence with fewer interventions and invalidations. However, the
 differences are not dramatic, suggesting that both protocols perform similarly, with
 Dragon having a slight edge in efficiency.

./smp_cache 8192 8 64 4 0/trace/canneal.041 ===== 506 Personal information ===== Name: Ashish Tummuri Unity ID: atummur ECE492 Students?: NO ===== 506 SMP Simulator configuration ===== L1_SIZE: 8192 L1_ASSOC: 8 L1_BLOCKSIZE: 64 NUMBER OF PROCESSORS: 4 COHERENCE PROTOCOL: MSI TRACE FILE:/trace/canneal.04t.longTrace	.longTrace
===== Simulation results (Cache 0) ====	
01. number of reads:	112661
02. number of read misses:	21453
03. number of writes:	11942
04. number of write misses:	689
05. total miss rate:	17.77%
06. number of writebacks:	700
07. number of memory transactions:	22842
08. number of invalidations:	20585
09. number of flushes:	93
10. number of BusRdX:	689
===== Simulation results (Cache 1) ====	
01. number of reads:	110830
02. number of read misses:	21491
03. number of writes:	11710
04. number of write misses:	663
05. total miss rate:	18.08%
06. number of writebacks:	679
07. number of memory transactions:	22833
08. number of invalidations:	20666
09. number of flushes:	77
10. number of BusRdX:	663
====== Simulation results (Cache 2) ====	
01. number of reads:	114938
02. number of read misses:	21043
03. number of writes:	12383
04. number of write misses:	690
05. total miss rate:	17.07%
<pre>06. number of writebacks:</pre>	714
07. number of memory transactions:	22447
08. number of invalidations:	19988
09. number of flushes:	97
<pre>10. number of BusRdX:</pre>	690
===== Simulation results (Cache 3) ====	
01. number of reads:	113428
02. number of read misses:	20337
03. number of writes:	12108
04. number of write misses:	684
05. total miss rate:	16.74%
<pre>06. number of writebacks:</pre>	759
07. number of memory transactions:	21780
08. number of invalidations:	18552
09. number of flushes:	76
<pre>10. number of BusRdX:</pre>	684

```
./smp_cache 8192 8 64 4 1 ../trace/canneal.04t.longTrace ===== 506 Personal information ===== Name: Ashish Tummuri
Unity ID: atummur
ECE492 Students?: NO
===== 506 SMP Simulator configuration =====
L1_SIZE: 8192
L1_ASSOC: 8
L1_BLOCKSIZE: 64
NUMBER OF PROCESSORS: 4
COHERENCE PROTOCOL: Dragon
TRACE FILE: ../trace/canneal.04t.longTrace =========== Simulation results (Cache 0) ===
01. number of reads:
                                                            112661
02. number of read misses:
                                                            9614
03. number of writes:
                                                            11942
04. number of write misses:
                                                            5
7.72%
05. total miss rate:
06. number of writebacks:
07. number of memory transactions:
                                                            1006
                                                            10625
08. number of interventions:
                                                            1994
09. number of flushes:
1290
01. number of reads:
                                                            110830
02. number of read misses:
                                                            9472
                                                            11710
03. number of writes:
04. number of write misses:
                                                            6
7.73%
05. total miss rate:
06. number of writebacks:
                                                            979
                                                            10457
07. number of memory transactions:
1978
                                                            19
                                                            1309
01. number of reads:
02. number of read misses:
03. number of writes:
04. number of write misses:
                                                            114938
                                                            9456
                                                            12383
                                                            6
7.43%
05. total miss rate:
06. number of writebacks:07. number of memory transactions:08. number of interventions:
                                                            984
                                                            10446
                                                            1937
09. number of flushes:
10. number of Bus Transactions(BusUpd):
                                                            17
                                                            1404
             == Simulation results (Cache 3) ====
01. number of reads:
                                                            113428
02. number of read misses:
03. number of writes:
                                                            9568
                                                            12108
04. number of write misses:
05. total miss rate:
                                                            7.62%
06. number of writebacks:
                                                            986
07. number of memory transactions:
                                                            10558
08. number of interventions: 09. number of flushes:
                                                            1977
                                                            10
 10. number of Bus Transactions(BusUpd):
                                                            1304
```