## Homework 4: Page Walk

 $\mathbf{Due:}\,$  Monday, July 27, 2020 at 11:59 PM PDT

	Full Name			
	Student ID			
on the CS Submission is that you	162 Final Exa on: Submit you print out the	m from Fall 2019. This our work to Gradescop te template, write on t	you are having trouble, look at the solutions to s homework does not have a coding portion. e as a PDF file that matches this template. The pages, and scan or take pictures of the page digitally (e.g., using a tablet). Do not add or remainder the solutions of the page digitally (e.g., using a tablet).	he intention ges for your
1. (15 poi	ints) Consider	an x86 computer with	n the following memory architecture:	
• 32 • 4 • T • 4- • 32  (a) (1 ac	entry, fully as 2-bit page tab point) Descr ldress translat bits [ 31	table (equal size at each sociative TLB, unified le entry (PTE) size libe which bits of the Sition.	for both instructions and data  32-bit virtual address are used for each part of	
(b) (5 lir	- /	the virtual address of t	the first instruction, 0x1084 0108, fill in the vaching that instruction, give the byte offset of the	
I	Index of entry	in Root Page Table:		
I	Byte offset of	PTE in Root PT page:		
I	Index of entry	in L2 Page Table:		
I	Byte offset of	PTE within L2 PT pag	ge:	
(	Code page offs	et:		

CS 162 Summer 2020 HW 4: Page Walk

The state of the machine described on the previous page is shown below. The contents of several frames of physical memory are shown on the right with physical addresses. On the left are several machine registers, including the page table base register (cr3), which contains the physical frame number of the root page table. The TLB is initially empty (i.e., all TLB entries are initially invalid). Page table entries have the valid flag as the most significant bit and the physical frame number of valid entries in the low order bits. For this problem, you may ignore all other flags in each page table entry.

Registers				Physical Memory			
cr	cr3 (PTBR) 0x0001 0050 eax 0x1084 2104			Phys. Addr.		Contents	
	ebx 0x10	84 2100 04 0108		0x1001 0	000		
		04 0108		0x1001 0 0x1001 0	-	0x1044 0x8001	
				0x1001 0	L	0x1389	
	Instruction						
0x1084 0108 movl (%eax), %ecx 0x1084 010a movl %edx, (%ebx)				0x1002 0	000		
				0x1002 0	100	0x1004	2100
			(	0x1002 0	104	0x1084	1100
	TLB Conter	nts		0x1002 0	108	0x8001	0020
Valid	Tag	Frame	1				
			(	0x1003 0	000		
				0x1003 0	100	0x8001	0040
			-	0x1003 0	104	0x1084	0104
				0x1003 0	108	0x8001	0010
			]	0x1004 0	000		
				0x1004 0	100	0x8001	0010
				0x1004 0		0x1044	
				0x1004 0	1	0x8001	
					-		
				0x1005 0	000		
			(	0x1005 0	100	0x1044	1108
				0x1005 0	L	0x8001	
				0x1005 0		0x8001	

CS 162 Summer 2020 HW 4: Page Walk

(c) (9 points) You are to step through the instructions whose addresses and disassembly are shown on the previous page. In the space provided below, write down the operation, address, and value associated with every memory access associated with the instructions, by filling in the blank cells in the table. For reads, the "Value" field should contain the data read from physical memory; for writes, it should contain the data written to physical memory. Only include accesses to physical memory in the table; do not include changes to register values or updates to the TLB as separate rows in the table. If you wish, you may update the state of the memory, registers, and TLB by writing on the figure on the previous page. You may not need all of the rows provided in the table. If a page fault occurs, then you should indicate in the "Comment" column that a page fault occurred and stop executing the instructions, leaving the remaining lines blank. Otherwise, filling out the "Comment" field is optional, and serves only to explain your reasoning to help us award partial credit.

Operation	Address	Value	TLB	Comment
			Hit?	
	1	I.		I