ELEC6027 - VLSI Design Project
Programmers Guide

Team R4

Henry Lovett (hl13g10)

Ashey J. Robinson (ajr2g10)

Martin Wearn (mw20g10)

Anusha R. Reddy (arr1g13)

Course Tutor: Mr B. Iain McNally

2nd May, 2014

Contents

1   Introduction

This is the Programmers Guide for the processor designed by Team R4 in the VLSI Design Project, ELEC6027.

The processor is called SAMURAI - **S**ixteen bit **A**RM and **M**IPS **U**nified **R**ISC **A**rchitecture with **I**nterrupts. It is a sixteen bit general purpose Von Neumann processor. SAMURAI implements a custom Instruction Set.

This guide documents the architecture and instruction set. In addition, four example programs are given along with instructions of the use of the Assembler. Finally, the simulation environment is explained, giving examples of how to run a program.

1.1   Architecture

Figure 1 shows the datapath architecture of the SAMURAI processor. The controller has been omitted along with all control signals. The exception is the status register is shown for data flow as this utilises the System Bus. Instruction decoding is also not shown for clarity. All registers, buses and multiplexors are 16 bits in length unless otherwise stated.

1.2   Register Description

The SAMURAI processor has twelve registers in total, all are 16 bits wide. These is a program counter, instruction register, link register, ALU output register and 8 general purpose registers. Each register is described below, along with any conventions.

General Purpose Registers   The register block consists of eight General Purpose Registers (GPRs). There is no dummy register. By convention, Register 7 is used as the stack pointer. It is used by stack and interrupt instructions such as push, pop, store and load flags and return from interrupt.

Link Register   The Link Register is used to store the return address of the caller function. However, it is not a part of the General Purpose register file. The link register is used by the branch with link and return from subroutine instructions. In these, the program counter is stored to or set by the link register. The link register can also be pushed or popped to/from the stack.

Figure 1: The Architecture diagram of the SAMURAI processor.

Program Counter The program counter is used to access the current instruction. It can be set by the result of an ALU operation, the link register, a value on the stack or a predefined constant used for interrupts. Branch instructions are the main modifier of the program counter. By default, all instructions increment the Program Counter by one to progress the operation of the program. This is not an addressable register and it's functionality is utilised by the control unit only.

Instruction Register The instruction register contains the currently executed instruction. This can only be set from the main memory by use of the Program Counter as the address to main memory. It is not addressable and it's function is utilised by the control unit.

AluOut The AluOut register is used to hold a value on the output of the ALU. It is used by memory access instructions and is not addressable.

2   Instruction Set

The complete instruction set architecture includes a number of instructions for performing calculations on data, memory access, transfer of control within a program and interrupt handling.

All instructions implemented by this architecture fall into one of 6 groups, categorised as follows:

- Data Manipulation - Arithmetic, Logical, Shifting

- Byte Immediate - Arithmetic, Byte Load

- Data Transfer - Memory Access

- Control Transfer - (Un)conditional Branching

- Stack Operations - Push, Pop

- Interrupts - Enabling, Status Storage, Returning

There is only one addressing mode associated with each instruction, generally following these groupings:

- Data Manipulation - Register-Register, Register-Immediate

- Byte Immediate - Register-Immediate

- Data Transfer - Base Plus Offset

- Control Transfer - PC Relative, Register-Indirect, Base Plus Offset

- Stack Operations - Register-Indirect Postincrement/Predecrement

- Interrupts - Register-Indirect Postincrement/Predecrement

2.1 General Instruction Formatting

	Instruction Type	Sub-Type	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A1	Data Manipulation	Register	Opcode					Rd			Ra			Rb			X	X
A2	Data Manipulation	Immediate	Opcode					Rd			Ra			imm4/5				
B	Byte Immediate		Opcode					Rd			imm8							
C	Data Transfer		0	LS	0	0	0	Rd			Ra			imm5				
D1	Control Transfer	Others	1	1	1	1	0	Cond.			imm8							
D2	Control Transfer	Jump	1	1	1	1	0	Cond.			Ra			imm5				
E	Stack Operations		0	U	0	0	1	L	X	X	Ra			0	0	0	0	1
F	Interrupts		1	1	0	0	1	ICond.			1	1	1	X	X	X	X	X

Instruction Field Definitions

Opcode: Operation code as defined for each instruction

Rd: Destination Register

Ra: Source register 1

Rb: Source register 2

imm$N$: Immediate value of length N

Cond.: Branching condition code as defined for branch instructions

ICond.: Interrupt instruction code as defined for interrupt instructions

LS: 0=Load Data, 1=Store Data

U: 1=PUSH, 0=POP

L: 1=Use Link Register, 0=Use GPR

Pseudocode Notation

Symbol	Meaning
$\leftarrow$	Assignment
Result[x]	Bit x of result
Ra[$x : y$]	Bit range from x to y of register Ra
$<$	Numerically less than
$>$	Numerically greater than
$<<$	Logical shift left
$>>$	Logical shift right
$>>>$	Arithmetic shift right
Mem[val]	Data at memory location with address val
$\{x, y\}$	Concatenation of x and y to form a 16-bit value
!	Bitwise Negation

Use of the word UNPREDICTABLE indicates that the resultant flag value after operation execution will not be indicative of the ALU result. Instead its value will correspond to the result of an undefined arithmetic operation and as such should not be used.

2.2 ADD   Add Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	0	Rd			Ra			Rb			X	X

Syntax

ADD Rd, Ra, Rb   eg. ADD R5, R3, R2

Operation

Rd ← Ra + Rb

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and Rb>0 and Result<0) or

  (Ra<0 and Rb<0 and Result>0) then 1, else 0

C ← if (Result > $2^{16} - 1$) or

  (Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the 16-bit word in GPR[Rb] and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.3   ADDI   Add Immediate

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2 1 0
0	0	1	1	0	Rd	Ra	imm5

Syntax

ADDI Rd, Ra, #imm5   eg. ADDI R5, R3, #7

Operation

Rd ← Ra + imm5

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and #imm5>0 and Result<0) or

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

C ← if (Result > $2^{16} - 1$) or

(Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction and the result is placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.4 ADDIB   Add Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1		Rd					imm8				

Syntax

ADDIB Rd, #imm8   eg. ADDIB R5, #93

Operation

Rd ← Rd + imm8

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Rd>0 and #imm8>0 and Result<0) or

(Rd<0 and #imm8<0 and Result>0) then 1, else 0

C ← if (Result > $2^{16} - 1$) or

(Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Rd] is added to the sign-extended 8-bit value given in the instruction and the result is placed into GPR[Rd].

Addressing Mode: Register-Immediate.

SAMURAI: Programmers Guide

2.6   ADCI   Add Immediate With Carry

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2 1 0
0	0	1	0	1	Rd	Ra	imm5

Syntax

ADCI Rd, Ra, #imm5   eg. ADCI R5, R4, #7

Operation

Rd ← Ra + imm5 + C

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and (#imm5+CFlag)>0 and Result<0) or

(Ra<0 and (#imm5+CFlag)<0 and Result>0) then 1, else 0

C ← if (Result > $2^{16} - 1$) or

(Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Ra] is added to the sign-extended 5-bit value given in the instruction with carry in set according to the Carry flag from previous operation. The result is then placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.7   NEG   Negate Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	Rd			Ra			X	X	X	X	X

Syntax
  NEG Rd, Ra   eg. NEG R5, R3

Operation
   Rd ← 0 - Ra

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← 0

   C ← 0

Description

  The 16-bit word in GPR[Ra] is subtracted from zero and the result
  is placed into GPR[Rd].

  Addressing Mode: Register-Register.

2.8   SUB   Subtract Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	Rd			Ra			Rb			X	X

Syntax

SUB Rd, Ra, Rb   eg. SUB R5, R3, R2

Operation

Rd ← Ra - Rb

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and Rb>0 and Result<0) or

(Ra<0 and Rb<0 and Result>0) then 1, else 0

C ← if (Result $> 2^{16} - 1$) or

(Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.9   SUBI   Subtract Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Rd			Ra				imm5		

Syntax

SUBI Rd, Ra, #imm5   eg. SUBI R5, R3, #7

Operation

Rd ← Ra - imm5

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and #imm5>0 and Result<0) or

(Ra<0 and #imm5<0 and Result>0) then 1, else 0

C ← if (Result $> 2^{16} - 1$) or

(Result $< -2^{16}$) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the result is placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.10   SUBIB   Subtract Immediate Byte

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	Rd			imm8							

Syntax

SUBIB Rd, #imm8   eg. SUBIB R5, #93

Operation

Rd ← Rd - imm8

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Rd>0 and #imm8>0 and Result<0) or

(Rd<0 and #imm8<0 and Result>0) then 1, else 0

C ← if (Result > $2^{16} - 1$) or

(Result < -2^{16}) then 1, else 0

Description

The 8-bit immediate value given in the instruction is subtracted from the 16-bit word in GPR[Rd] and the result is placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.11   SUC   Subtract Word With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	Rd			Ra			Rb			X	X

Syntax

SUC Rd, Ra, Rb   eg. SUC R5, R3, R2

Operation

Rd ← Ra - Rb - C

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and (Rb-CFlag)>0 and Result<0) or

   (Ra<0 and (Rb-CFlag)<0 and Result>0) then 1, else 0

C ← if (Result $> 2^{16} - 1$) or

   (Result $< -2^{16}$) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Rb] with the subtracted carry in set according to the Carry flag from previous operation. The result is then placed into GPR[Rd].

Addressing Mode: Register-Register.

2.12   SUCI   Subtract Immediate With Carry

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1	Rd			Ra			imm5				

Syntax

SUCI Rd, Ra, #imm5   eg. SUCI R5, R4, #7

Operation

Rd ← Ra - imm5 - C

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← if (Ra>0 and (#imm5-CFlag)>0 and Result<0) or

(Ra<0 and (#imm5-CFlag)<0 and Result>0) then 1, else 0

C ← if (Result $> 2^{16} - 1$) or

(Result $< -2^{16}$) then 1, else 0

Description

The 5-bit immediate value in instruction is subtracted from the 16-bit word in GPR[Ra] with the subtracted carry in set according to the Carry flag from previous operation. The result is then placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.13 CMP   Compare Word

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	1	X	X	X	Ra			Rb			X	X

Syntax

   CMP Ra, Rb   eg. CMP R3, R2

Operation

   Ra - Rb

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← if (Ra>0 and Rb>0 and Result<0) or

      (Ra<0 and Rb<0 and Result>0) then 1, else 0

   C ← if (Result > $2^{16} - 1$) or

      (Result < -2^{16}) then 1, else 0

Description

The 16-bit word in GPR[Rb] is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

Addressing Mode: Register-Register.

2.14 CMPI   Compare Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	X	X	X	Ra			imm5				

Syntax
   CMPI Ra, #imm5   eg. CMPI R3, #7

Operation

   Ra - imm5

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← if (Ra>0 and #imm5>0 and Result<0) or

       (Ra<0 and #imm5<0 and Result>0) then 1, else 0

   C ← if (Result > $2^{16} - 1$) or

       (Result < -2^{16}) then 1, else 0

Description

The sign extended 5-bit value given in the instruction is subtracted from the 16-bit word in GPR[Ra] and the status flags are updated without saving the result.

Addressing Mode: Register-Immediate.

2.15   AND   Logical AND

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2	1 0
1	0	0	0	0	Rd	Ra	Rb	X X

Syntax

   AND Rd, Ra, Rb   eg. AND R5, R3, R2

Operation

   Rd ← Ra AND Rb

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← UNPREDICTABLE

   C ← UNPREDICTABLE

Description

The logical AND of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.16   OR   Logical OR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	1	Rd			Ra			Rb			X	X

Syntax

  OR Rd, Ra, Rb   eg. OR R5, R3, R2

Operation

  Rd ← Ra OR Rb

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← UNPREDICTABLE

   C ← UNPREDICTABLE

Description

  The logical OR of the 16-bit words in GPR[Ra] and GPR[Rb] is
  performed and the result is placed into GPR[Rd].

  Addressing Mode: Register-Register.

2.17   XOR   Logical XOR

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2	1 0
1	0	0	1	1	Rd	Ra	Rb	X X

Syntax

   XOR Rd, Ra, Rb   eg. XOR R5, R3, R2

Operation

   Rd ← Ra XOR Rb

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← UNPREDICTABLE

   C ← UNPREDICTABLE

Description

The logical XOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.18   NOT   Logical NOT

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	0	Rd			Ra			X	X	X	X	X

Syntax
NOT Rd, Ra   eg. NOT R5, R3

Operation

Rd ← NOT Ra

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← UNPREDICTABLE

C ← UNPREDICTABLE

Description

The logical NOT of the 16-bit word in GPR[Ra] is performed and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.19   NAND   Logical NAND

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2	1 0
1	0	1	1	0	Rd	Ra	Rb	X X

Syntax

    NAND Rd, Ra, Rb   eg. NAND R5, R3, R2

Operation

    Rd ← Ra `NAND` Rb

    N ← if (Result < 0) then 1, else 0

    Z ← if (Result = 0) then 1, else 0

    V ← UNPREDICTABLE

    C ← UNPREDICTABLE

Description

The logical `NAND` of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.20   NOR   Logical NOR

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	Rd			Ra			Rb			X	X

Syntax

NOR Rd, Ra, Rb   eg. NOR R5, R3, R2

Operation

Rd ← Ra NOR Rb

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← UNPREDICTABLE

C ← UNPREDICTABLE

Description

The logical NOR of the 16-bit words in GPR[Ra] and GPR[Rb] is performed and the result is placed into GPR[Rd].

Addressing Mode: Register-Register.

2.21 LSL   Logical Shift Left

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	Rd			Ra			0	imm4			

Syntax

LSL Rd, Ra, #imm4   eg. LSL R5, R3, #7

Operation

Rd ← Ra << imm4

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← UNPREDICTABLE

C ← UNPREDICTABLE

Description

The 16-bit word in GPR[Ra] is shifted left by the 4-bit amount
specified in the instruction, shifting in zeros, and the result is placed
into GPR[Rd].

Addressing Mode: Register-Immediate.

2.22   LSR   Logical Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	1	Rd			Ra			0	imm4			

Syntax

   LSR Rd, Ra, #imm4   eg. LSR R5, R3, #7

Operation

   Rd ← Ra >> imm4

   N ← if (Result < 0) then 1, else 0

   Z ← if (Result = 0) then 1, else 0

   V ← UNPREDICTABLE

   C ← UNPREDICTABLE

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in zeros, and the result is placed into GPR[Rd].

Addressing Mode: Register-Immediate.

2.23   ASR   Arithmetic Shift Right

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Rd			Ra			0	imm4			

Syntax

ASR Rd, Ra, #imm4   eg. ASR R5, R3, #7

Operation

Rd ← Ra >>> imm4

N ← if (Result < 0) then 1, else 0

Z ← if (Result = 0) then 1, else 0

V ← UNPREDICTABLE

C ← UNPREDICTABLE

Description

The 16-bit word in GPR[Ra] is shifted right by the 4-bit amount specified in the instruction, shifting in the sign bit of Ra. The result is then placed into GPR[Rd].

Addressing Mode: Register-Immediate.

SAMURAI: Programmers Guide

2.24   LDW   **Load Word**

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2 1 0
0	0	0	0	0	Rd	Ra	imm5

Syntax

LDW Rd, [Ra, #imm5]   eg. LDW R5, [R3, #7]

Operation

Rd ← Mem[Ra + imm5]

N ← N

Z ← Z

V ← V

C ← C

Description

Data is loaded from memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction. The result is then placed into GPR[Rd].

Addressing Mode: Base Plus Offset.

2.25   STW   Store Word

Format

15	14	13	12	11	10 9 8	7 6 5	4 3 2 1 0
0	1	0	0	0	Rd	Ra	imm5

Syntax

STW Rd, [Ra, #imm5]   eg. STW R5, [R3, #7]

Operation

Mem[Ra + imm5] ← Rd

N ← N

Z ← Z

V ← V

C ← C

Description

Data in GPR[Rd] is stored to memory at the resultant address from addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

2.26   LUI   Load Upper Immediate

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0	Rd			imm8							

Syntax

LUI Rd #imm8   eg. LUI R5, #93

Operation

Rd ← {imm8, 0}

N ← N

Z ← Z

V ← V

C ← C

Description

The 8-bit immediate value provided in the instruction is loaded into the top half of GPR[Rd], setting the bottom half to zero. The result is then stored in GPR[Rd].

Addressing Mode: Register-Immediate.

2.27   LLI   Load Lower Immediate

Format

15	14	13	12	11	10 9 8	7 6 5 4 3 2 1 0
1	0	1	0	1	Rd	imm8

Syntax

LLI Rd #imm8   eg. LLI R5, #93

Operation

Rd ← {Rd[15:8], imm8}

N ← N

Z ← Z

V ← V

C ← C

Description

The 8-bit immediate value provided in the instruction is loaded into the bottom half of GPR[Rd], leaving the top half unchanged. The result is then stored in GPR[Rd].

Addressing Mode: Register-Immediate.

2.28   BR   **Branch Always**

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	0	imm8							

Syntax

   BR LABEL   eg. BR .loop

Operation

   PC ← PC + imm8

   N ← N

   Z ← Z

   V ← V

   C ← C

Description

   Unconditionally branch to the resultant address from addition of PC
   and the 8-bit immediate value specified in the instruction. LABEL
   is a symbolic name for the destination and is capable of jumping
   forwards or backwards.

   Addressing Mode: PC Relative.

2.29   BNE   Branch If Not Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	0	imm8							

Syntax

   BNE LABEL   eg. BNE .loop

Operation

   if (z=0) PC ← PC + imm8

      N ← N

      Z ← Z

      V ← V

      C ← C

Description

   Conditionally branch to the resultant address from addition of PC
   and the 8-bit immediate value specified in the instruction if zero
   status flag (Z) equals zero.   LABEL is a symbolic name for the
   destination and is capable of jumping forwards or backwards.

   Addressing Mode: PC Relative.

2.30   BE   Branch If Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	1	1	imm8							

Syntax

BE LABEL   eg. BE .loop

Operation

if (z=1) PC ← PC + imm8

N ← N

Z ← Z

V ← V

C ← C

Description

Conditionally branch to the resultant address from addition of PC
and the 8-bit immediate value specified in the instruction if zero
status flag (Z) equals one. LABEL is a symbolic name for the
destination and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

2.31   BLT   Branch If Less Than

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	0	imm8							

Syntax

  BLT LABEL   eg. BLT .loop

Operation

  if (n&!v OR !n&v) PC ← PC + imm8

  N ← N

  Z ← Z

  V ← V

  C ← C

Description

  Conditionally branch to the resultant address from addition of PC
  and the 8-bit immediate value specified in the instruction if negative
  status flag and overflow status flag are not equivalent. LABEL is a
  symbolic name for the destination and is capable of jumping forwards
  or backwards.

  Addressing Mode: PC Relative.

2.32   BGE   Branch If Greater Than Or Equal

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	1	0	1	imm8							

Syntax

BGE LABEL   eg. BGE .loop

Operation

if (n&v OR !n&!v) PC ← PC + imm8

N ← N

Z ← Z

V ← V

C ← C

Description

Conditionally branch to the resultant address from addition of PC and the 8-bit immediate value specified in the instruction if negative status flag and overflow status flag are equivalent. LABEL is a symbolic name for the destination and is capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

2.33 BWL   Branch With Link

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	1				imm8				

Syntax

BWL LABEL   eg. BWL .loop

Operation

LR ← PC + 1; PC ← PC + imm8

N ← N

Z ← Z

V ← V

C ← C

Description

Save the current program counter (PC) value plus one to the link
register. Then unconditionally branch to the resultant address
from addition of PC and the 8-bit immediate value specified in the
instruction.LABEL is a symbolic name for the destination and is
capable of jumping forwards or backwards.

Addressing Mode: PC Relative.

2.34   RET   Return

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	1	0	imm8							

Syntax

   RET   eg. RET

Operation

   $PC \leftarrow LR$

   $N \leftarrow N$

   $Z \leftarrow Z$

   $V \leftarrow V$

   $C \leftarrow C$

Description

   Unconditionally branch to the address stored in the link register (LR).

   Addressing Mode: Register-Indirect.

2.35 JMP   Jump

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0	0	0	1	imm8							

Syntax

JMP Ra, #imm5   eg. JMP R3, #7

Operation

PC ← Ra + imm5

N ← N

Z ← Z

V ← V

C ← C

Description

Unconditionally jump to the resultant address from the addition of GPR[Ra] and the 5-bit immediate value specified in the instruction.

Addressing Mode: Base Plus Offset.

2.36   PUSH   Push From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

PUSH Ra   eg. PUSH R3
PUSH LR   eg. PUSH LR

Operation

R7 ← R7 - 1: Mem[R7] ← reg;

N ← N

Z ← Z

V ← V

C ← C

Description

This instruction first decrements the stack pointer by one. Then 'reg' corresponds to either a GPR or the link register, the contents of which are stored to the stack using the address stored in the stack pointer (R7).

Addressing Modes: Register-Indirect, Predecrement.

2.37   POP   Pop From Stack

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	L	X	X		Ra		0	0	0	0	1

Syntax

POP Ra   eg. POP R3
POP LR   eg. POP LR

Operation

Mem[R7] ← reg; R7 ← R7 + 1

N ← N

Z ← Z

V ← V

C ← C

Description

'reg' corresponds to either a GPR or the link register, the contents
of which are retrieved from the stack using the address stored in
the stack pointer (R7). This instruction then increments the stack
pointer by one.

Addressing Modes: Register-Indirect, Postincrement.

2.38   RETI   Return From Interrupt

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	0	1	1	1	X	X	X	X	X

Syntax

RETI   eg. RETI

Operation

PC ← Mem[R7]

N ← N

Z ← Z

V ← V

C ← C

Description

Restore program counter to its value before interrupt occurred, which is stored on the stack, pointed to by the stack pointer (R7).

Addressing Mode: Register-Indirect.

2.39   ENAI   Enable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	0	1	1	1	1	X	X	X	X	X

Syntax
   ENAI   eg. ENAI

Operation

   Set Interrupt Enable Flag

   $N \leftarrow N$

   $Z \leftarrow Z$

   $V \leftarrow V$

   $C \leftarrow C$

Description

   Turn on interrupts by setting interrupt enable flag to true (1).

2.40 DISI   Disable Interrupts

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	0	1	1	1	X	X	X	X	X

Syntax
   DISI   eg. DISI

Operation

   Reset Interrupt Enable Flag

   N ← N

   Z ← Z

   V ← V

   C ← C

Description

   Turn off interrupts by setting interrupt enable flag to false (0).

2.41 STF   Store Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	X	X	X	X	X

Syntax

STF   eg. STF

Operation

R7 ← R7 - 1; Mem[R7] ← {12-bit 0, Z, C, V, N}

N ← N

Z ← Z

V ← V

C ← C

Description

This inctruction decrements the stack pointer (R7) by one. Then stores the contents of status flags to stack using address held in stack pointer (R7).

Addressing Modes: Register-Indirect, Predecrement.

2.42   LDF   Load Status Flags

Format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	0	0	1	1	1	X	X	X	X	X

Syntax
  LDF   eg. LDF

Operation

    R7 ← R7 + 1

      N ← Mem[R7][0]

      Z ← Mem[R7][3]

      V ← Mem[R7][1]

      C ← Mem[R7][2]

Description

Load the content of status flags with lower 4 bits of value retrieved from stack using address held in stack pointer (R7). Then the stack pointer (R7) is incremented by one.

Addressing Modes: Register-Indirect, Postincrement.

3 Programming Tips

This section gives hints and tips about programming for the SAMURAI processor.

3.1 Branching

The SAMURAI processor supports four conditional branches. There are **BE**, **BNE**, **BLT** and **BGE**. All conditional branches have an eight bit signed immediate field which is added to the program counter. Labels are supported by the assembler to aid programming (see section 4).

All arithmetic operations update the flags based on the result of the operation. Logic operations update the negative and zero flags. As well as these, the **CMP** and **CMPI** instructions update the flags, but the result is not stored.

Conditional branches should be conducted by first doing a logic or arithmetic operation, followed by the relevant branch instruction. Listing 1 shows assembly for a simple *if-then-else* clause. First, some definitions are made to make the code more readable. These are discussed further in section 4. A compare is done between the *a* value and an immediate 1. If these two numbers are not equal, the program flows takes the jump and loads a 0 into *b*. Else, the program falls through and a 1 is loaded to the *b* register. The program then takes an unconditional jump to the end of the clause. This is a simple implementation and can be extended to large case statements.

Listing 1: Example code for an *if-then-else* operation.

```
1  .define  a        R0          ;if 'a' == 1 then b = 1 else b = 0
2  .define  b        R1
3           CMPI     a,#1        ; store flags for operation (a − 1)
4           BNE      .else       ; branch is a != 1
5           LUI      b,#0        ; else fall through
6           LLI      b,#1        ; load b with 1
7           BR       .end
8  .else    LUI      b,#0        ; LUI sets lower byte to 0
9  .end     ...
```

3.2 Looping

Listing 2 is an example of how to implement a for loop. Again, definitions are made to give the code more meaning. Then the i variable is initialised to 0 before the loop. Since only greater than or equal, and less than branches are supported, the condition is non-trivial. This is done by using a temporary register which is set to $i + 1$. A compare is done between the temporary register and an immediate 11. This is as $i \leq 10$ is the same as $(i + 1) < 11$. A **BGE** is done to escape the loop. If this isn't taken, the contents of the loop is executed. i is then incremented and the program jumps to the start of the loop.

Listing 2: Example code for a *for* loop.

```
 1  .define  i        R0              ; for ( i = 0; i <= 10; i ++)
 2  .define  a        R1              ; a = a + i;
 3  .define  temp     R2
 4           LUI      i,#0            ; initialise i to 0
 5  .loop    ADDI     temp,i,#1       ; need to add one to i
 6           CMPI     temp,#11        ; check condition
 7           BGE      .end            ; if not(temp >= 11) -> i < 10
 8           ADD      a,a,i           ; do the operation of a += i
 9           ADDIB    i,#1            ; increment i
10           BR       .loop           ; return to the top of the loop
11  .end     ...
```

Listing 3 describes a *while* loop which doesn't need to be controlled by a loop counter. A variable can completely skip the loop if already larger than the threshold or even remain stuck inside the loop if ill-posed which in this case can be achieved with 0.

Listing 3: Example code for a *while* loop.

```
 1  .define  i        R0              ; while( i < 15) i = i + i;
 2           ...
 3  .loop    CMPI     i,#15
 4           BGE      .end
 5           ADD      i,i,i           ; Do op i = i*2
 6           BR       .loop           ; return to the top of the loop
 7  .end     ...                      ; i = 1 ? 1..2..4..8..16 > out
```

3.3 Stack Pointer Usage

The SAMURAI processor uses a full descending stack, example usage is held in listing 4. This means from the initial value the stack pointer is incremented before data is written to memory. It is recommended that the stack pointer is initialised to x where $x - 1$ is the top address in main memory. A **PUSH** increments then writes and a **POP** reads then decrements. Relative loads from the stack pointer are possible and discussed at length in section 3.4.

Listing 4: Example code for **SP** usage.

```
1  LUI     SP,#7
2  LLI     SP,#208       ;  Set  SP  to  0x07D0
3  PUSH    R0            ;  R0  written  to  address  0x07CF
4  PUSH    R1            ;  R1  written  to  address  0x07CE
5  LDW     R0,[SP,#0]    ;  R0 = Mem[0x07CE]  (R1 initially)
6  LDW     R1,[SP,#1]    ;  R1 = Mem[0x07CF]  (R0 initially)
7  POP     R1            ;  SP  moves  to  0x07CF
8  POP     R0            ;  SP  moves  to  0x07D0
```

3.4 Sub routine calling convention

Use of a stack frame to pass variables to and from subroutines is recommended when writing assembly for SAMURAI. This improves code reuse and debugging. Example calls for both linked and unlinked subroutines are contained in listing 5 The stack is explained using figure 2 which shows the state during the main matter of each subroutine.

Subroutine *one* requires two input parameters and returns a single result. The caller pushes two register values to the stack and a third dummy value is created by decrementing the stack pointer. A **BWL** instruction is used to enter the subroutine. The callee now has to save the registers it wishes to work with by storing them on the stack. This subroutine calls another subroutine therefore the first operation should be a **PUSH LR** which places the link register on the stack. Five register values are saved then the two input parameters are loaded relative to the stack pointer. On exit the result is stored at the dummy memory location. Once all register values are restored it is crucial the link register is also restored before the **RET** command is used to return the program to the caller. The caller does one **POP** followed by two dummy pops to return the stack its initial state.

Subroutine *two* is called from inside subroutine *one* but because it is a

leaf call then the link register does not have to be copied to the stack. The input parameter is bidirectional and on exit the result is written to the same place from which it was read.

(a) Stack state during subroutine *one* main matter.

(b) Stack state during sub-main routine *two* main matter.

Figure 2: Stack growth.

Listing 5: Example code for calling subroutines.

```
 1              PUSH     R0                  ; Op1                      STEM CALLER
 2              PUSH     R1                  ; Op2
 3              SUBIB    SP,#1               ; Dummy push
 4              BWL      .one                ; Run Subroutine
 5              POP      R0                  ; Result
 6              ADDIB    SP,#2               ; Duummy pop x 2
 7              ...
 8  .one        PUSH     LR                  ; Save LR                  CALLEE/CALLER
 9              PUSH     R0
10              PUSH     R1                  ; Save caller regs
11              PUSH     R2
12              PUSH     R3
13              PUSH     R4
14              LDW      R3,[SP,#7]          ; R3 - Op2
15              LDW      R4,[SP,#8]          ; R4 - Op1
16              ...
17              PUSH     R3
18              BWL      .two                ; Nested subroutine
19              POP      R3                  ; Pass and return
20              ...
21              STW      R2,[SP,#6]          ; Output on frame
22              POP      R4
23              POP      R3
24              POP      R2
25              POP      R1
26              POP      R0
27              POP      LR
28              RET
29  .two        PUSH     R0                  ; No LR save               LEAF CALLEE
30              LDW      R0,[SP,#1]
31              ...
32              STW      R0,[SP,#1]
33              POP R0
34              RET
```

3.5   Interrupt Service Routines

On reset, interrupts are disabled on the SAMURAI processor. Two instruc-
tions are used to enable and disable interrupts, **ENAI**, **DISI**. These set or
clear an internal flag with in the control unit. It is not accessible to the user
for reading or branching on it's value. The use of interrupts requires the
use of R7 as the stack pointer. The stack pointer should be set up before

interrupts are enabled in the program.

The *nIRQ* signal to the SAMURAI processor is an active low, level triggered signal. If the interrupt occurs during an instruction, the instruction is completed before the Interrupt Service Routine (ISR) is entered. The peripheral should hold the *nIRQ* signal low until it has been cleared by the processor.

Before the ISR is started, the Program Counter value is stored to the stack. Also, interrupts are automatically disabled once an interrupt is triggered to prevent the processor being continually interrupted. Interrupts must be re-enabled before the ISR is completed by the **ENAI** instruction. The first instruction in the ISR **must be** the store flags instruction, **STF**. The final two instructions in the ISR **must be** load flags **LDF** and return from interrupt **RETI**. The user is responsible for saving all the registers and restoring them before returning.

Nested interrupts are supported on the SAMURAI if required. The initial interrupt must first be cleared. Interrupts can then be re-enabled. If a new interrupt occurs, the ISR is run. Once the second ISR is completed, the program flow is returned to where it was before hand and the first ISR run is then complete.

The ISR can also conduct a function call. However, this is not recommended as the ISR should be short in length.

The general outline for the ISR is:

1. Store Flags

2. Push registers to stack

3. Clear interrupt source

4. Enable interrupts

5. Process data

6. Restore registers

7. Load Flags

8. Return from Interrupt

The ISR is implemented by using the ".isr" or ".ISR" label. It can be placed anywhere in the code and be any length. A general outline in assembly language is shown in listing 6. This structure should be followed for the ISR.

Listing 6: Example outline for the Interrupt Service Routine

```
 1          LUI       R7, #7           ; set up stack pointer
 2          LLI       R7, #208
 3          ENAI                       ; enable the interrupts
 4          BR        .main            ; go to main
 5 .isr     STF                        ; store flags
 6          PUSH      R0               ; free some registers to use
 7          PUSH      R1
 8          PUSH      R2
 9          ...                        ; clear interrupt source
10          ENAI                       ; enable interrupts
11          ...                        ; process data if necessary
12          POP       R2               ; restore the regs in reverse order
13          POP       R1
14          POP       R0
15          LDF                        ; load the flags
16          RETI                       ; end of the ISR
```

4 Assembler

The current instruction set architecture includes an assembler for converting assembly language into hexadecimal. This chapter outlines the required formatting and available features of this assembler.

4.1 Instruction Formatting

Each instruction must be formatted using the following syntax. Here "[...]" indicates an optional field:

```
[.LABELNAME] MNEMONIC, OPERANDS, ..., :[COMMENTS]
```

For example:

```
.loop ADDI, R5, R3, #5 :Add 5 to R3
```

Comments may be added by preceding them with either : or ;

Accepted general purpose register values are: R0, R1, R2, R3, R4, R5, R6, R7, SP. These can be upper or lower case and SP is equivalently evaluated to R7.

Branch instructions take a symbolic reference to the destination. Each type of branch supports moving up to 127 lines forward, or 128 lines backwards. But if a branch is over this limitation, the assembler will automatically create additional instructions to enable greater distances. Each additional branch added will cause two more lines of code to be added to the outputted file.

All label names must begin with a '.' while .ISR/.isr and .define are special cases used for the ISR and variable definitions respectively.

Instruction-less or comments only lines are allowed within the assembly file.

Special Case Label

The .ISR/.isr label is reserved for the Interrupt Service Routine and may be located anywhere within the file but must finish with a **RETI** instruction. There is no restriction on size of the service routine. Branches may occur within the ISR, but are not allowed into this service routine with the exception of a return from a separate subroutine. For ISR set-up code to be added successfully, there must be at least one unused register within the first 11 lines of the program file, excluding .define statements and the ISR.

4.2 Assembler Directives

Symbolic label names are supported for branch-type instructions. Following the previous syntax definition for '.LABELNAME', they can be used instead of numeric branching provided they branch no further than the maximum distance allowed for the instruction used. Definitions are supported by the assembler. They are used to assign meaningful names to the GPRs to aid with programming. Definitions can occur at any point within the file and create a mapping from that point onwards. Different names can be assigned to the same register, but only one is valid at a time.

The accepted syntax for definitions is:

```
.define NAME REGISTER
```

4.3 Running The Assembler

The assembler is a python executable and is run by typing "./assemble.py". Alternatively, the assembler can be placed in a folder on the users path and executed by running "assemble.py". It supports Python versions 2.4.3 to 2.7.3. A help prompt is given by the script if the usage is not correct, or given a `-h` or `--help` argument.

By default, the script will output the assembled hex to a file with the same name, but with a '.hex' extension in the same directory. The user can specify a different file to use by using a `-o filename.hex` or `--output=filename.hex` argument to the script. The output file can also be a relative or absolute path to a different directory.

The full usage for the script is seen in listing 7. This includes the basic rules for writing the assembly language and a version log.

4.4   Error Messages

This is a list of all the error messages produced by the assembler. Each time an error is thrown, the error number, a brief description and the line it occurred on is displayed before exiting. A 'f' corresponds to a line number in the assembly file, and a 'p' corresponds to the pre-processed code list displayed on screen. Figure 3 shows an example screen shot of an error message.

Listing 7: Assembler help prompt

```
1  Usage: assemble.py [−o outfile] input
2
3  −−−Team R4 Assembler Help−−−
4
5  −−−−−−Version: 1 (CMPI addition onwards)
6               2 (Changed to final ISA, added special case I's
      and error checking
7               3 (Ajr changes − Hex output added, bug fix)
8               4 (Added SP symbol)
9               5 (NOP support added, help added)
10               6 (Interrupt support added [ENAI, DISI, RETI])
11               7 (Checks for duplicate Labels)
12               8 (Support for any ISR location & automated
      startup code entry)
13               9 (Support for .define)
14              10 (Changed usage)
15      11 (ISR setup shortened, Numeric branching support removed)
16      12 (Branches automatically extended if out of 8−bit range)
17      13 (Comments in hexfile)
18        Current is most recent iteration
19  Input Syntax: ./assemble filename
20  Commenting uses : or ;
21  Labels start with '.': SPECIAL .ISR/.isr −> Interrupt Service
      Routine)
22                         SPECIAL .define −> define new name for
      General Purpose Register, .define NAME R0−R7/SP
23  Instruction Syntax: .[LABELNAME] MNEUMONIC, OPERANDS, ..., :[
      COMMENTS]
24  Registers: R0, R1, R2, R3, R4, R5, R6, R7==SP
25  Branching: Only Symbolic Supported
26
27  Notes:
28        Input files are assumed to end with a .asm extension
29        Immediate value sizes are checked
```

```
30          Instruction−less  lines  allowed
31          .ISR  may  be  located  anywhere  in  file
32          .define  may  be  located  anywhere ,  definition  valid  from
      location  in  file  onwards ,  may  replace  existing  definitions
33      Error  message  line  numbers  are  prefixed  with  f  for  assembly
        file  and  p  for  preprocessed  code
34
35
36 Options :
37   −−version              show  program 's  version  number  and  exit
38   −h ,  −−help            show  this  help  message  and  exit
39   −o FILE ,  −−output=FILE
40                          output  file  for  the  assembled  output
```

hind<~/VLSI/GIT/Design/InstructionSet/Assembler>$ ./assemble.py testprog
--------Converting File testprog.asm--------

--------Interpreting Syntax-----------
ERROR1: Unrecognised Mneumonic lineNo: f37 -> ADDX_R6 R6 5

Figure 3: Error1 Example Screen Shot

Code	Description
ERROR1	Instruction mnemonic is not recognised
ERROR2	Register code within instruction is not recognised
ERROR3	Branch condition code is not recognised
ERROR4	Attempting to branch to undefined location
ERROR5	Instruction mnemonic is not recognised
ERROR6	Attempting to shift by more than 16 or perform a negative shift
ERROR7	Magnitude of immediate value for ADDI, ADCI, SUBI, SUCI, LDW, STW, CMPI or JMP is too large
ERROR8	Magnitude of immediate value for ADDIB, SUBIB, LUI or LLI is too large
ERROR9	Attempting to jump more than 127 forward or 128 backwards
ERROR10	Duplicate symbolic link names
ERROR11	Illegal branch to ISR
ERROR12	Multiple ISRs in file
ERROR13	Invalid formatting for .define directive
ERROR14	Could not find empty register in first 10 lines for automated ISR setup
ERROR15	Instruction does not have enough operands

5 Programs

Every example program in this section uses R7 as a stack pointer which is initialised to the by the program to 0x07D0.The simulation environment contains an area of an area of memory with 2048 locations and memory mapped deices. There are 16 switches at location 0x0800, 16 LEDs at location 0x0801 and a serial I/O device which can be read from location $0\mathrm{x}A000$ and has a control register at location $0\mathrm{x}A001$.

5.1 Multiply

The code for the multiply program is held in Appendix A.1 listing 14. A sixteen bit number is read from input switches, split in to lower and upper bytes which are then multiplied. The resulting sixteen bit word is written to the LEDs before reaching a terminating loop. Equation (1) formally describes the algorithm disregarding limitations.

$$A = M \times Q = \sum_{i=0}^{\infty} 2^i M_i Q \ where \ M_i \in \{0,1\} \tag{1}$$

The subroutine operation is described in listing 8, using C. The lowest bit of the multiplier controls the accumulator and the overflow check. The multiplier is shifted right and the quotient is shifted left at every iteration. An unconditional branch is used to keep the algorithm in a while loop. The state of the multiplier is compared at every iteration against zero when the algorithm is finished.

Listing 8: Multiply Subroutine

```
uint16_t multi(uint16_t op1, op2){
    uint16_t A,M,Q;
    A = 0;
    while(1){                        // No loop counter
        if(M & 0x0001)        // LSb
            A = A + Q;
        M = M >> 1;
        if(0 == M)
            return A;              // Finished - pass
        Q = Q << 1;
    }
}
```

5.2 Factorial

The code for the factorial program is held in Appendix A.2 listing 15. It is possible to calculate the factorial of any integer value between 0 and 8 inclusive. The subroutine is called which in turn calls the multiply subroutine discussed in section 5.1. The factorial subroutine does no parameter checking but the multiply code does so if overflow does occur zero is propagated and returned; zero is not a possible factorial. The result is calculated recursively as described using C in listing 9. Large values can cause stack overflow the main body of code makes sure inputs, read from the switches, are sufficiently small.

Listing 9: Recursive Factorial Subroutine

```c
uint16_t fact(uint16_t x){
    if(x == 0){
        return 1;                   // 0! = 1
    }
    return multi(x,fact(x-1));  // Recurrsive
}
```

5.3 Random

The code for the random program is held in Appendix A.3 listing 16. A random series of numbers is achieved by simulating the 16 bit linear feedback shift register in Figure 4. This produces a new number every 16 sixteen clock cycles so in this case a simulation subroutine is called 16 times. A seed taken from switches and passed to the first subroutine call via the stack is altered and passed to the next subroutine call. No more stack operations are performed. A load from the stack pointer is used write a new random number to LEDs. All contained within an unconditional branch but a loop counter is used control write and reset.

A two input XOR gate is simulated using the **XOR** operation along with shifting to compare bits in different locations. Bits 2 and 4 are used as inputs so a logical shift left by two is used to align them at the bit 4 position. Masking the output value is used feedback to the top bit. A seed can be any value expcept 0x0000 as this will not produce a logical 1 for feedback therefore remaining stuck in the same state. This is described using C in listing 10.

Figure 4: 16 Bit Linear Feedback Shift Register.

Listing 10: Linear Feedback Shift Register Subroutine

```
1  uint16_t rand(uint16_t last){
2      uint16_t next,test;
3      next = last >> 1;                  // The shift
4      test = last << 2;                  // Compare different bits
5      test = test ^ last;
6      if(test & 0x0008){                 // Feedback to top
7          return (next | 0x8000);
8      }
9      return next;
10 }
```

5.4 Interrupt

The code for the interrupt program is held in Appendix A.4 listing 17. This is the most complex example and makes use of both the multiply and factorial subroutines in sections 5.1 and 5.2 respectively. The interrupt services a serial device writing input data to a 4 byte circular buffer. A main program checks to see if data is in the buffer then and if so calculates the factorial writing the result to the LEDs. The buffer is purposefully small to test overflow.

The functionality is explained using in listing 11. Main compares the read and write pointers in loop because only when the two are different does the buffer contain data. If the two are different then the read pointer is incremented at which point it will wrap round to the beginning of the buffer. The new value for the read pointer is written back to memory and the factorial of the data is calculated.

Listing 11: Serial Device Interrupt Service Request

```c
#define TOP        0x0206
#define BOTTOM     0x0202
#define WRITE      0x0201
#define READ       0x0200
#define SERIAL     0xA000
#define LEDS       0x0801

isr(){
    uint16_t data,readPtri,writePtr;
    data = read(SERIAL);            // Don't lose event
    asm("ENAI");                    // nested ints
    readPtr = read(READ);
    writePtr = read(WRITE);
    if(((readPtr-1) == writePtr)    ||
        (readPtr     == BOTTOM)     ||
        (writePtr    == (TOP-1))    ){
        return                      // full, don't write
    }
    if(readPtr == BOTTOM)
    write(readPtr,data);            // write to buffer
    writePtr++;
    if(writePtr == TOP){
        writePtr = BOTTOM;
    }else{
        writePtr++;
    }
    write(WRITE,writePtr);
    return
}

void main(){
    uint16_t readPtr,writePtr,data;
    do{
        readPtr = read(READ);    // keep checking buffer
        writePtr = read(WRITE);
    }while(readPtr == writePtr)
    data = read(readPtr);
    readPtr++;
    if(readPtr == TOP){
        readPtr = BOTTOM;
    }
    write(READ,readPtr);            // Write new read ptr
    write(fact(data));
}
```

6 Simulation

6.1 Running the simulations

A python script, sim.py, was written to automatically invoke the assembler and simulator. The passed program is only assembled if the file exists with an extension of `.asm`. This allows for raw hex to be passed to the simulator where necessary. If a `.hex` file is passed, and a `.asm` file exists of the same name, the assembler will be invoked. The sim.py script is configured to be run from within the assembler directory.

The usage for the script is:

```
sim.py [-t type] [-m module.sv / -p program.asm ] [ -s
    switchvalue ] [ -gdS ] [+define+extra_definitions]
```

All simulation types are supported. As well as full system simulations, the sim.py script also allows for other testbenches to be run. All stimulus files are maintained in a directory and the testbenches can be run on verilog or magic modules. Where a Magic design is to be simulated, the script automatically extracts the netlist. This is done to prevent the Magic design and netlist being inconsistent.

The sim.py script provides a help prompt when run with `-h` or `--help` arguments. The help prompt is also displayed when incorrect arguments are supplied. The full help prompt is show in listing 12.

By default, the graphical user interface is not invoked. This can be done with the `-g` or `--gui` tags. A debug option, `-d`, exists when the user wants to get the majority of the simulation command, but modify it slightly.

The program and module options should never be defined at the same time. One of them, however, should be. The program option is assembled, if necessary, and defined in the simulation command. The module option checks for the testbench file (identified by *module*_stim.sv) within the verification folder. The testbench is then used as the top level module.

The type of simulation can be any of the folders in the verilog directory, for example *behavioural*, *mixed* or *extracted*. A special type, *magic* can be used. When this is done so, the magic folder, `/design/fcde/magic/design`, is checked for the module given. Type *magic* and a program is equivalent to an extracted type simulation and is treated as such. The type is also given as a definition to the simulator, allowing reuse of test benches.

The value of the switches can be easily defined by using the `-s` tag. The value given after this option is then passed to the simulator as a definition. If other definitions are required (for example, the serial data file), they can be defined, in full, in the trailing arguments. All trailing arguments are appended to the simulation command, allowing for the user to customise the invocation beyond the scope of the script.

A scan path simulation can also be run. This is done by running `./sim.py -S` and allows the same use described above for invoking the GUI. If the `-S` option is defined, any program or module also given is ignored. The scan path test pulses a signal on the SDI line, and verifies a pulse is seen on the output. The clock cycles, and therefore the number of registers, are counted and reported upon success of the simulation.

Listing 12: Help prompt for the sim.py script.

```
Usage: sim.py [-t type] [-m module.sv / -p program.asm ] [ -s
    switchvalue ] [ -gdS ] [+define+extra_definitions]

trailing arguments are given to the simulator directly

Options:
  --version             show program's version number and exit
  -h, --help            show this help message and exit
  -m MODULE, --module=MODULE
                        module to simulate - should not be
    defined if program
                        is
  -t TYPE, --type=TYPE  Type of simulation to run, e.g.
    behavioural (default),
                        mixed, extracted, magic
  -p PROGRAM, --prog=PROGRAM
                        program to run should not be defined if
    module is. Hex
                        or ASM can be passed. ASM files will be
    assembled
                        before running the simulator.
  -H HOME, --home=HOME  Use a custom home directory
  -g, --gui             Run the simulation with a GUI
  -s SWITCHES, --switches=SWITCHES
                        Value of switches to pass to the
    simulation
  -d                    Make, but don't execute, the command
  -S, --scanpath        Run the scan path simulation
```

Finally, a `-H` or `--home` tag exists to override the default expected location. The script expects to be in the assembler directory within the verilog folder. If an absolute path is passed, the script will use this as the base directory with the *behavioural*, *mixed* and *extracted* folders in. A relative path can be passed. This should be the path from the folder the script is run from to the verilog directory.

6.2 Serial Data

The serial data file used is located in the programs directory. This is a hex file with white space separated values of the form *"time data"*. Both values are given as hexadecimal numbers. The data is then sent at the time to the processor by the serial module. An example serial data hex file is shown in listing 13.

Listing 13: Example serial data file

```
1  // Hex file to specify serial data input
2  //
3  //
4     248    7
5     48F    6
6     6D6    5
7     91D    4
8     B64    7
9     DAB    5
10    36B1      3
11    6D61      2
```

6.3 Run Time

The number of clock cycles for each program to fully run is shown in table 1. Factorial run time is given for an input of 8 and is the worst case. Random is the time taken to compute a new value of the pseudo-random sequence. Interrupt is dependant on the serial data input and the time is given for the serial data file mentioned above.

6.4 Simulation

A dissembler is also implemented in System Verilog to aid debugging. It is an ASCII formatted array implemented at the top level of the simula-

Table 1: Clock cycles required for each program to run

Program	Clock Cycles
Multiply	364
Factorial	2,420
Random	2,845
Interrupt	30,000

tion. It is capable of reading the instruction register with in the design, and reconstructing the assembly language of the instruction and is supported in behavioural, mixed and extracted simulations. It will show the opcode, register addresses and immediate values. It is automatically included by the TCL script. The TCL script also opens a waveform window and adds important signals.

A   Code Listings

All code listed in this section is passed to the assembler *as is* and has been verfied using the final design of the processor.

A.1   Multiply

Listing 14: multiply.asm

```
 1          LUI       SP, #7              ; Init SP
 2          LLI       SP, #208
 3          LUI       R3, #8              ; SWs addr
 4          LDW       R0,[R3,#0]          ; READ SWs
 5          LUI       R1, #0
 6          LLI       R1, #255            ; 0x00FF in R1
 7          AND       R1,R0,R1            ; Lower byte SWs in R1
 8          LSR       R0,R0,#8            ; Upper byte SWs in R0
 9          PUSH      R0                  ; Op1
10          PUSH      R1                  ; Op2
11          PUSH      R2                  ; Place holder is zero reset
12          BWL       .multi              ; Run Subroutine
13          POP       R1                  ; Result
14          ADDIB     SP,#2               ; Duummy pop
15          ADDIB     R3,#1               ; Address of LEDS
16          STW       R1,[R3,#0]          ; Result on LEDS
17 .end     BR        .end                ; Finish loop
18 .define M           R0
19 .define Q           R1
20 .define A           R2
21 .define i           R3
22 .multi   PUSH      M
23          PUSH      Q
24          PUSH      A
25          PUSH      i
26          LDW       M,[SP,#5]           ; Off stack frame
27          LDW       Q,[SP,#6]           ;
28 .mloop   LSL       i,M,#15             ; Bit one only
29          CMPI      i,#0
30          BE        .nAcc               ; M[1] != 1
31          ADD       A,A,Q               ; A = A + Q
32 .nAcc    LSR       M,M,#1              ; M = M >> 1
33          CMPI      M,#0
34          BE        .done
35          LSL       Q,Q,#1              ; Q = Q << 1
```

```
36          BR          . mloop
37 . done   STW         A , [ SP,#4]          ;  Res  on  stack  frame
38          POP         i
39          POP         A
40          POP         Q
41          POP         M
42          RET
```

A.2   Factorial

Listing 15: factorial.asm

```
1 . define SW         R0
2 . define LEDS       R1
3 . define data       R3
4          LUI        SP ,  #7
5          LLI        SP ,  #208
6          LUI        SW,  #8              ;  Address  of  switches
7          ADDI       LEDS,SW,#1           ;  Address  of  LEDS
8 . start  LDW        data , [SW,#0]        ;  Read  switches  into  R1
9          PUSH       data                 ;  Pass  para
10         BWL        . fact               ;  Run  Subroutine
11         POP        data                 ;  Para  overwritten  with  result
12         STW        data , [LEDS,#0]      ;  Result  on  LEDS
13         BR         . start              ;  Do  it  again
14 . define Op         R0
15 . define min        R1
16 . fact  PUSH       LR
17         PUSH       Op
18         PUSH       min
19         LDW        Op , [SP,#3]   ;  Get  para
20         CMPI       Op,#0
21         BE         . retOne       ;  0! = 1
22         SUBI       min , Op,#1
23         PUSH       min            ;  Pass  para
24         BWL        . fact         ;  The  output  remains  on  the  stack
25         PUSH       Op             ;  Pass  para
26         SUBIB      SP,#1          ;  Placeholder
27         BWL        . multi
28         POP        Op             ;  Get  res
29         ADDIB      SP,#2          ;  pop  x  2
30 . out   STW        Op , [ SP,#3]
31         POP        min
32         POP        Op
```

```
33          POP       LR
34          RET
35 .retOne  ADDIB     Op,#1            ; Make it 1
36          BR  .out
37 .define M          R0
38 .define Q          R1
39 .define A          R2
40 .define i          R3
41 .multi   PUSH      M
42          PUSH      Q
43          PUSH      A
44          PUSH      i
45          LDW       M,[SP,#5]        ; Off stack frame
46          LDW       Q,[SP,#6]        ;
47          SUB       A,A,A
48 .mloop   LSL       i,M,#15          ; Bit one only
49          CMPI      i,#0
50          BE        .nAcc            ; M[1] != 1
51          ADD       A,A,Q            ; A = A + Q
52 .nAcc    LSR       M,M,#1           ; M = M >> 1
53          CMPI      M,#0
54          BE        .done
55          LSL       Q,Q,#1           ; Q = Q << 1
56          BR        .mloop
57 .done    STW       A,[SP,#4]        ; Res on stack frame
58          POP       i
59          POP       A
60          POP       Q
61          POP       M
62          RET
```

A.3   Random

Listing 16: random.asm

```
1          LUI       SP,#7            ; Init SP
2          LLI       SP,#208
3          LUI       R0,#8            ; SW Address in R0
4          LLI       R0,#0
5          LDW       R1,[R0,#0]       ; Read switches into R1
6          ADDIB     R0,#1            ; Address of LEDS in R0
7          PUSH      R1
8 .reset   SUB       R4,R4,R4         ; Reset Loop counter
9 .loop    BWL       .rand
```

```
10          CMPI     R4,#15
11          BE       .write
12          ADDIB    R4,#1           ; INC loop counter
13          BR       .loop
14 .write   LDW      R1,[SP,#0]      ; No pop as re-run
15          STW      R1,[R0,#0]      ; Result on LEDS
16          BR       .reset
17 .rand    PUSH     R0              ; LFSR Sim
18          PUSH     R1              ; Protect regs
19          PUSH     R2
20          LDW      R0,[SP,#3]      ; Last reg value
21          LSR      R0,R0,#1        ; Shifted reg
22          XOR      R1,R0,R1        ; xor 0 and 1
23          LUI      R2,#0
24          LLI      R2,#1
25          AND      R1,R2,R1        ; Mask off Bit 0
26          CMPI     R1,#0
27          BE       .done
28          LSL      R1,R2,#15
29          OR       R0,R0,R1        ; or with 0x8000
30 .done    STW      R0,[SP,#3]
31          POP      R2
32          POP      R1
33          POP      R0
34          RET
```

A.4   Interrupt

Listing 17: interrupt.asm

```
1 .define addr    R0
2 .define data    R1
3          LUI     SP,#7
4          LLI     SP,#208
5          LUI     addr,#2          ; read ptr   0x0200
6          ADDI    data,addr,#2     ; 0x0202
7          STW     data,[addr,#0]   ; Read ptr set to   0x0202
8          STW     data,[addr,#1]   ; Write ptr set to   0x0202
9          LUI     addr,#160        ; Address of Serial control reg
10         LLI     addr,#1
11         LUI     data,#0
12         LLI     data,#1          ; Data to enable ints
13         STW     data,[addr,#0]   ; Store 0x001 @ 0xA001
14         ENAI                     ; Interrupts on
```

```
15 . main     LUI      R0, #2        ; Read ptr address in R0
16           LLI      R0, #0
17           LDW      R2,[R0,#0]    ; Read ptr in R2
18           LDW      R3,[R0,#1]    ; Write ptr in R3
19           CMP      R2,R3
20           BE       .main         ; Jump back if the same
21           LDW      R3,[R2,#0]    ; Load data out of buffer
22           ADDIB    R2,#1         ; Inc read ptr
23           SUB      R0,R0,R0
24           LUI      R0,#2
25           LLI      R0,#6
26           SUB      R0,R0,R2
27           BNE      .wrapR
28           SUBIB    R2,#4
29 . wrapR   LUI      R0, #2        ; Read ptr address in R0
30           LLI      R0, #0
31           STW      R2,[R0,#0]    ; Store new read pointer
32           SUB      R4,R4,R4
33           LLI      R4,#15
34           AND      R3,R4,R3
35           CMPI     R3,#8
36           BE       .do
37           LLI      R4,#7
38           AND      R3,R3,R4
39 . do      PUSH     R3
40           BWL      .fact
41           POP      R3
42           LUI      R4,#8
43           LLI      R4,#1         ; Address of LEDs
44           STW      R3,[R4,#0]    ; Put factorial on LEDs
45           BR       .main             ; look again
46 . define  Op       R0
47 . define  min      R1
48 . fact    PUSH     LR
49           PUSH     Op
50           PUSH     min
51           LDW      Op,[SP,#3]    ; Get para
52           CMPI     Op,#0
53           BE       .retOne       ; 0! = 1
54           SUBI     min,Op,#1
55           PUSH     min           ; Pass para
56           BWL      .fact         ; The output remains on the stack
57           PUSH     Op            ; Pass para
58           SUBIB    SP,#1         ; Placeholder
59           BWL      .multi
```

```
60          POP       Op              ; Get res
61          ADDIB     SP,#2           ; pop x 2
62 .out     STW       Op,[SP,#3]
63          POP       min
64          POP       Op
65          POP       LR
66          RET
67 .retOne  ADDIB     Op,#1           ; Make it 1
68          BR    .out
69 .define M          R0
70 .define Q          R1
71 .define A          R2
72 .define i          R3
73 .multi   PUSH      M
74          PUSH      Q
75          PUSH      A
76          PUSH      i
77          LDW       M,[SP,#5]           ; Off stack frame
78          LDW       Q,[SP,#6]           ;
79          SUB       A,A,A
80 .mloop   LSL       i,M,#15             ; Bit one only
81          CMPI      i,#0
82          BE        .nAcc               ; M[1] != 1
83          ADD       A,A,Q               ; A = A + Q
84 .nAcc    LSR       M,M,#1              ; M = M >> 1
85          CMPI      M,#0
86          BE        .done
87          LSL       Q,Q,#1              ; Q = Q << 1
88          BR        .mloop
89 .done    STW       A,[SP,#4]           ; Res on stack frame
90          POP       i
91          POP       A
92          POP       Q
93          POP       M
94          RET
95 .isr     STF                       ; Keep flags, disable auto
96          PUSH      R0              ; Save only this for now
97          LUI       R0,#160
98          LLI       R0,#0
99          LDW       R0,[R0,#0]      ; R1 contains read serial data
100         ENAI                      ; Don't miss event
101         PUSH      R1
102         PUSH      R2
103         PUSH      R3
104         PUSH      R4
```

```
105          LUI       R1,#2
106          LLI       R1,#0
107          LDW       R2,[R1,#0]   ; R2 contains read ptr
108          ADDI      R3,R1,#1
109          LDW       R4,[R3,#0]   ; R4 contain the write ptr
110          SUBIB     R2,#1        ; Get out if W == R - 1
111          CMP       R4,R2
112          BE        .isrOut
113          ADDIB     R2,#1
114          LUI       R1,#2
115          LLI       R1,#2
116          CMP       R2,R1
117          BNE       .write
118          ADDIB     R1,#3
119          CMP       R4,R1
120          BE        .isrOut
121 .write  STW       R0,[R4,#0]   ; Write to buffer
122          ADDIB     R4,#1
123          LUI       R1,#2
124          LLI       R1,#6
125          CMP       R1,R4
126          BNE       .wrapW
127          SUBIB     R4,#4
128 .wrapW  STW       R4,[R3,#0]   ; Inc write ptr
129 .isrOut POP       R4
130          POP       R3
131          POP       R2
132          POP       R1
133          POP       R0
134          LDF
135          RETI
```

B   Declaration of Work

Table 2 shows the break down of the work for this programming guide. Where multiple team members contributed to a section, approximate work percentages are given.

Table 2: Work Breakdown for the Programmers Guide

Chapter	User
Introduction	hl13g10
Register Description	arr1g13 (50%), hl13g10 (50%)
Instruction Set	mw20g10
Programming Tips	ajr2g10 (50%), hl13g10 (50%)
Assembler	mw20g10 (75%), hl13g10 (50%)
Programs	ajr2g10
Simulation	hl13g10
Code Listings	ajr2g10