
## Central Processing Unit (CPU)


- CPU performs the data processing operations in a computer.
- Three major parts (Fig. 8-1)



- Instruction set provides the specification for the design of the CPU.
- The design of CPU involves choosing the hardware for implementing the machine instructions.
- A programmer using assembly language has to be aware of the register set, the memory structure, the type of data supported by the instructions, and the function of each instruction.

## General Register Organization

- Storing pointers, counters, return addresses, temporary results, and partial products into the memory is not efficient: referring to memory locations is time consuming: it is more efficient to use registers.
- If CPU has a large number of registers, a common bus is used to connect the registers.
- Arithmetic logic unit (ALU) is used to perform various microoperations.
- A bus organization of 7 CPU registers is shown in Fig. 8-2.



- Control unit operates the CPU bus system. For example:
  - SELA is used to place R2/into bus A
  - SELB is used to place R3 into bus B.
  - OPR selects the arithmetic addition.
  - SELD is used to transfer the result into R1.
- The buses are implemented with multiplexers or 3-state gates.
- The state of 14 binary selection inputs specifies a <u>control word</u>.
- The 14-bit control word (when applied to the selection inputs specify a microoperation).
- The encoding of register selections in specified in Table 8-1.

TABLE 8-1 Encoding of Register Selection Fields

Binary Code	SELA	SELB	SELD None R1	
000	Input	Input		
001	R1 R2 R3 R4 R5 R6	R1		
010		R2	R2 R3 R4 R5 R6	
011		R3		
100		R4		
101		R5		
110		R6		
111	R7	R7	R7	

Input = external input

if SELD = 000 then the content of the output bus is available in the external output

- ALU provides arithmetic and logic operations.
- Encoding of ALU operations (function table for this ALU is listed in Table 4-8):

TABLE 8-2 Encoding of ALU Operations

OPR			
Select	Operation	Symbol	
00000	00000 Transfer A		
00001	Increment A	<b>INCA</b>	
00010	Add A + B	ADD	
00101	Subtract $A - B$	SUB	
00110	Decrement A	DECA	
01000	AND A and B	AND	
01010	OR A and B	OR	
01100	XOR A and B	XOR	
01110	1110 Complement A		
10000	0000 Shift right A		
11000 Shift left A		SHLA	

Examples of microoperations and corresponding control words:

TABLE 8-3 Examples of Microoperations for the CPU

	Symbolic Designation				
Microoperation	SELA	SELB	SELD	OPR	Control Word
R1←R2 - R3	R2	R3	R1	SUB	010 011 001 00101
$R4 \leftarrow R4 \lor R5$	R4	R5	R4	OR	100 101 100 01010
$R6 \leftarrow R6 + 1$	R6	_	R6	<b>INCA</b>	110 000 110 00001
R7←R1	R1	<u> </u>	R7	TSFA	001 000 111 00000
Output $\leftarrow R2$	R2	/ <u></u>	None	TSFA	010 000 000 00000
Output ← Input	Input	_	None	TSFA	000 000 000 00000
R4 ← sh1 R4	R4	3	R4	SHLA	100 000 100 11000
R5←0	R5	R5	R5	XOR	101 101 101 01100

000 (not used)

- The most efficient way to generate control words with a large number of bits is to store them in a memory unit, which is referred to as control memory (control store).
- By reading consecutive control words from memory, it is possible to initiate the desired sequence of microoperations for the CPU => microprogrammed control.