module Sync(clk,reset, q);

input clk,reset;

output q;

reg[3:0]q;

always @ (posedge clk)

if(reset==0)

q=4'b0000;

else

q<=q+1;

endmodule