Master
core 1

Local memory

Slave
core 1

Local memory

Data and Control Bus

Access to Peripherals

Shared memory