"EFFICEINT ENCRYPTION AND DECRYPTION SYSTEM: FPGA Implementation of Cryptographic Algorithms using Verilog"

A Project Report

Submitted by:

MD JANNATUL NAYEM (2014166) SUMAN SUTRADHAR (2014008) ASHRAFUJJAMAN RAKY (2014165)

Under the Supervision of

PROF. SRIMANTA BAISHYA



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY, SILCHAR SILCHAR, ASSAM (INDIA)-788010

MAY - 2024

NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR, ASSAM

DECLARATION

I hereby declare that the project System: FPGA Implementatio submitted for the B. Tech. (ECE) formed the basis for the award of similar titles.	on of Cryptographic Algo degree is our original work	rithms using Verilog" and the project has not
MD Jannatul Nayem (2014166)	Suman Sutradhar (2014008)	Ashrafujjaman Raky (2014165)
Place:		

NATIONAL INSTITUTE OF TECHNOLOGY SILCHAR, ASSAM, INDIA

Date:

CERTIFICATE

This is to certify that the project titled "Efficient Encryption and Decryption System: FPGA Implementation of Cryptographic Algorithms using Verilog" is the bonafide work carried out by MD Jannatul Nayem (2014166), Suman Sutradhar (2014008) and Ashrafujjaman Raky (2014165), student of B.Tech in ECE of National Institute of Technology, Silchar (An Institute of National Importance under MHRD, Govt. of India), Silchar, Assam, India. During the academic year 2023-24, in partial fulfilment of the requirements for the award of the degree of Bachelor of Technology (Electronics and Communication Engineering) and that the project has not formed the basis for the award previously of any other degree, diploma, fellowship or any other similar title.

Prof. Srimanta Baishy	a
(Supervisor)	

Place:

Date:

ABSTRACT

The "internet of things" (IoT), a well-known technology, is made up of numerous embedded devices, sensors, and other things connected to the Internet. There are several applications that use it. Because of how quickly this technology has developed, it currently accounts for a sizable fraction of current research interests. Most Internet of Things (IoT) devices are built with the capability of gathering various types of data from a variety of sources and transmitting it digitally. Data security is the most important problem with IoT technology since it significantly affects the privacy of important data. In this study, a novel, lightweight, resource-constrained 16-bit, 32-bit, 64-bit and 128-bit symmetric key encryption technique have been suggested for IoT devices for the efficient encryption and decryption process that can offer data security at the sensing level. This algorithm increased security by combining the structural benefits of the substitution-permutation network (SPN) and the Feistel structure. In this project, we have designed the encryption and decryption modules for 16-bit, 32-bit, 64bit and 128-bit and simulated all the modules on Xilinx Vivado software. We are planning to evaluate the proposed method on the NEXYS 4 DDR FPGA (Artix-7) trainer kit, we are using Xilinx Vivado EDA tool.

ACKNOWLEDGEMENT

The essence of a successful project lies in proper guidance of the guide. We express our deepest appreciation to **Prof. Srimanta Baishya** sir, our B.Tech project supervisor, for his invaluable suggestions, guidance, and feedback. His support not only encouraged us but also aided in identifying and correcting errors.

We would like to express our special thanks to **Mr. Sourav Nath** sir for his valuable guidance.

We would also like to acknowledge the systematic guidelines provided by the Department of Electronics and Communication Engineering regarding the presentation and the sincerity of all the students to excel in it. We may also extend our thanks to our team itself for working as a team with constructive setbacks and opinions and overcoming the difficulties that came.

Lastly, special thanks to the panellists for their constructive comments on our work and for showing us the right direction to improve our project furthermore.

TABLE OF CONTENTS

Title Pag	gei
Declarat	ionii
Certifica	iteiii
Abstract	iv
	ledgementv
	iguresvii
List of T	ablesviii
CHAPT	TER 1: INTRODUCTION
1.1	Problem Identification
1.2	Project Overview1
1.3	Hardware Specification
1.4	Software Specification
1.5	Terminologies3
1.6	Symmetric Key Cryptography3
1.7	Asymmetric Key Cryptography3
СНАРТ	TER 2: LITERATURE REVIEW4
2.1	Existing System4
2.2	Proposed System5
2.3	Feasibility Study6
СНАРТ	TER 3: SYSTEM ANALYSIS & DESIGN7
3.1	Requirement Specification
3.2	Key Description
3.3	Flowcharts
3.4	Algorithms and Design Steps 9
3.4	l.1 Algorithm 1:9
3.4	Algorithm 2: F-Function10
3.5	F-Function Generation12
3.6	Decryption Process

3.7 Types of Operation
3.7.1 16-bit Operation
3.7.2 32-bit Operation
3.7.3 64-bit Operation
3.7.4 128-bit Operation
3.8 Testing Process
CHAPTER 4: RESULTS
4.1 Simulation and Testing
4.2 Simulated Outputs
4.3 Implemented Outputs using FPGA
4.4 Different Test Cases
4.4.1 Test Cases for 16-bit data
4.4.2 Test Cases for 32-bit data
4.4.3 Test Cases for 64-bit data
4.4.4 Test Cases for 128-bit data
4.5 Analysis of Different Parameters
4.5.1 Area Report30
4.5.2 Power Report
CHAPTER 5: FUTURE PLAN OF WORK
CHAPTER 6: CONCLUSIONS
References

LIST OF FIGURES

Figure 2.1 Block diagram of LRBC algorithm for 16-bits data5
Figure 3.1: 8-bit key combinations
Figure 3.2: Flow diagram of encryption process for 32-bits using LRBC algorithm8
Figure 3.3: 4x1 Multiplexer for mode selection
Figure 3.4: Truth Table of 4x1 Multiplexer
Figure 3.5: Block diagram of encryption and decryption for 16-bits
Figure 3.6: Block diagram of encryption and decryption for 32-bits14
Figure 3.7: Block diagram of encryption and decryption for 64-bits15
Figure 3.8: Block diagram of encryption and decryption for 128-bits15
Figure 4.1: Block level design using VIO and ILA modules
Figure 4.2: Physical design for both encryption and decryption
Figure 4.3: Simulated output for encryption and decryption for 16-bits data19
Figure 4.4: Simulated output for encryption and decryption for 32-bits data20
Figure 4.5: Simulated output for encryption for 64-bits data
Figure 4.6: Simulated output for decryption for 64-bits data
Figure 4.7: Simulated output for encryption and decryption for 128-bits data23
Figure 4.8: FPGA implemented output for 16-bits data
Figure 4.9: FPGA implemented output for 32-bits data
Figure 4.10: FPGA implemented output for 64-bits data
Figure 4.11: FPGA implemented output for 128-bits data
Figure 4.12: Power report from Xilinx Vivado software31

LIST OF TABLES

Table 2.1 Comparison	hetween existing crypt	ographic algorithms	4

CHAPTER 1: INTRODUCTION

Cryptography is a method by which we can secure the transmissions of confidential data, private information etc. Cryptography means converting any data into random form (encrypted data) that is not decodable to everyone using a secret key. We need an efficient cryptography that can deal with the data size, device power and cost of computing devices to a minimal level. So, while designing a cryptography algorithm dedicated to any small computing device, the main motive should be made it lightweight in every aspect such as memory usage, chip size, power consumption etc.

1.1 Problem Identification

IoT helps the modern world gradually become smarter through a variety of difficult application areas, such as smart healthcare, smart agriculture, smart energy grids, home and building automation, smart traffic, etc. In this new data environment, IoT is expanding quickly, but due to lax security and privacy standards, it may not be able to do so sustainably. In order to increase IoT device layer security and ensure the preservation of crucial sensed data, it is important to implement more security mechanisms into the hardware and software of the device. Applying the idea of cryptography to the physical constraints of IoT devices may be useful in this case. Data integrity can be preserved, and hacker data snooping prevented by using cryptographic algorithms to encrypt data at IoT devices before delivering it to back-end systems (cloud servers).

1.2 Project Overview

In this project, we have implemented a symmetric cryptographic approach based on the LRBC cryptographic algorithm. Our design involves 16-bit, 32-bit, 64-bit and 128-bit symmetric encryption and decryption techniques. For 16-bit encryption process, it takes a 16-bit plaintext and a 16-bit key as the inputs and generates 16-bit encrypted data known as ciphertext. This encryption process contains 24 rounds. The last round output is considered as the main ciphertext or encrypted text. On the other hand, during the decryption process, the 16-bit ciphertext and the same 16-bit key are used as the inputs and produces 16-bit decrypted text which is considered as the original message. The

decryption process also consists of 24 rounds. The last round output is considered as the decrypted text. A similar process happened in the case of 32-bit, 64-bit and 128-bit.

In case of 32-bits encryption process, 32-bits plaintext (message) and 32-bits key are used as the inputs for the encryption process, and it generates the ciphertext (encrypted text) of 32-bits. During the decryption process, 32-bits encrypted text (ciphertext) which is produced from the encryption module and the same key of 32-bits are used as the inputs and it produces 32-bits decrypted text which is our original plaintext or message.

In case of 64-bits encryption process, it takes 64-bits plaintext (message) and 64-bits key as the inputs and generates the ciphertext (encrypted text) of 64-bits. Again, in the decryption process, 64-bits ciphertext (encrypted text) and the same key of 64-bits are used as the inputs, and it generates the decrypted text or plaintext or message of 64-bits length.

And in case of 128-bits encryption process, 128-bits plaintext (message) and 128-bits key are used as the inputs for the encryption process, and it generates the ciphertext (encrypted text) of 128-bits. During the decryption process, 128-bits encrypted text (ciphertext) which is produced from the encryption module and the same key of 128-bits are used as the inputs and it produces 128-bits decrypted text which is our original plaintext or message.

1.3 Hardware Specification

We have used Nexys 4 DDR Artix-7 FPGA Board for the hardware implementation of proposed 16-bit, 32-bit, 64-bit and 128-bit cryptographic algorithm.

1.4 Software Specification

For writing verilog codes, simulation of waveforms and verification of results, we have used Xilinx Vivado software. We have used Virtual Input/Output (VIO) module to take the inputs and to display the output waveform, we have used the Integrated Logic Analyzer (ILA) module.

1.5 Terminologies

- Encryption: Encryption is the process of converting plain text (message) to a cipher text (encrypted text).
- ➤ **Decryption:** Decryption is the process of conversion of cipher text (encrypted text) to plain text (original message).
- ➤ **Ciphertext:** The ciphertext is the encrypted text generated as the output after the encryption process. It requires plain text and the key.
- ➤ **Key:** Any text which is used to encrypt the plain text or to make the message random or in other form

Cryptography is primarily classified into two categories. The first one is symmetric key cryptography and the second is asymmetric key cryptography. In today's world, it is necessary to ensure the security and privacy of information that enables secure online transactions, protecting sensitive data stored in the database, ensures confidentiality of the communication. However, in this project, we are following the concept of symmetric key encryption and decryption method.

1.6 Symmetric Key Cryptography

In this symmetric encryption technique, the sender uses a key to encrypt the data and convert into encrypted form or ciphertext. On the other hand, during decryption process, the receiver uses the same key which is used for encryption to decrypt the encrypted data. The most used symmetric key algorithm is the Data Encryption Standards (DES). DES encryption algorithm is mainly used in banking applications where personal information needs to be secured. Another popular symmetric key algorithm is Advanced Encryption Standard (AES). AES is widely used today, and it is much stronger than DES and Triple DES.

1.7 Asymmetric Key Cryptography

In case of asymmetric encryption technique, both the sender and receiver have two different keys. These are public key and private key. The sender uses receiver's public key to encrypt the data. This public key is accessible to everyone. On the other hand, in case of decryption process, the receiver uses its own private key to decrypt the encrypted data. The sender uses the receiver's public key to encrypt the data and covert into encrypted text also known as ciphertext, and only that receiver whose public key is used for encryption can decrypt the data. The most popular asymmetric key system is the RSA (Rivest-Shamir-Adleman) algorithm.

CHAPTER 2: LITERATURE REVIEW

2.1 Existing System

Cryptographic algorithms are classified in two types based on the key used. Those are symmetric and asymmetric cryptography algorithms. In case of symmetric cryptography, same key is used for encryption as well as decryption processes. Algorithms like AES (Advanced Encryption Standard) and DES (Data Encryption Standard) are the most popular symmetric encryption algorithms. The sender encrypts the data using a secret key and the receiver uses the same secret key to decrypt the transmitted data (original data).

On the other hand, in case of asymmetric cryptography, two different keys are used. These are a public key and a private key. The public key is accessible to everyone, and the sender encrypts the data using this public key. But the private key is kept secret and only the authorized receiver has the access to private key. Only authorized receiver can decrypt the encrypted data using private key. RSA and Elliptic Curve Cryptography (ECC) are commonly used asymmetric encryption algorithms.

Table 2.1 Comparison between existing cryptographic algorithms

Serial No.	Algorithm	Type of Cryptography	Key Size	Block Size	No. of Round	Feature
1.	LRBC	Symmetric	16 - bits	16 - bits	24	Light weight cryptography
2.	Data Encryption Standards (DES)	Symmetric	64 - bits	64 - bits	16	Not strong enough
3.	Advanced Encryption Standard (AES)	Symmetric	128, 192, 256 bits	128 - bits	10, 12, 14	Good secure
4.	RSA (Rivest- Shamir- Adleman)	Asymmetric	1024 to 4096 bits	128 - bits	1	Excellent security but low speed

2.2 Proposed System

Here, we have followed the approach of symmetric cryptography based on the 16-bit encryption technique known as the LRBC cryptographic algorithm. We have designed and implemented a 16-bit, 32-bit, 64-bit and 128-bit symmetric cryptography encryption and decryption technique in our architecture. In case of 16-bit technique, 16-bit plaintext and a 16-bit key are entered into the encryption process, which results in the creation of encrypted data known as ciphertext of 16-bit. This algorithm has 24 cycles for the encryption and decryption procedures. Using the same key used for encryption, the ciphertext is fed into the decryption phase, where the output is decrypted text that is exactly the same as the original plaintext.




Figure 2.1 Block diagram of LRBC algorithm for 16-bits data

We have used 4x1 multiplexer so that only one operation is active and remaining operations are stopped. Depending upon the mode (select line), we can select which operation to be active. If mode is 00, then only 16-bit operation is active and remaining operations are turned off. If mode is 01, then only 32-bit operation is active and remaining operations are turned off. Similarly, if mode is 10, then only 64-bits operation works and for mode = 11, only 128-bits operation is active remaining operations are disabled. This is how, our designed module consumes less power and less area.

2.3 Feasibility Study

Secure data must be protected from unwanted access using cryptographic techniques. To make sure that only authorized people have access to read the data, these techniques are employed to encrypt and decode it. Various cryptographic algorithms exist, each with unique advantages and disadvantages. The performance of a cryptographic algorithm is an important consideration, especially for applications where data needs to be encrypted and decrypted quickly. The most important factors affecting the performance of a cryptographic algorithm are:

- ➤ Key size: The length of the key used by the algorithm. Longer keys typically provide better security, but they also require more computational power to encrypt and decrypt data.
- ➤ Block size: The size of the input data block that the algorithm operates on. Larger block sizes can improve performance, but they also increase the amount of memory required.
- ➤ Algorithm complexity: The complexity of the algorithm's mathematical operations. More complex algorithms typically provide better security, but they also require more computational power etc.

However, this algorithm can be used to securely transmit the data any IoT devices, sensors, and other objects connected to the Internet. In the field of military applications, we can use this algorithm to protect confidential information. In the medical field, we can secure biometrics. Not only that, we can use this cryptography technology for banking security such as ATM services, secure online transactions and more.

As we have already mentioned that we have used 4x1 multiplexer so that only one operation is active and remaining operations are stopped. Depending upon the mode (select line), we can select which operation to be active. If mode is 00, then only 16-bit operation is active and remaining operations are disabled. So, at a time only one type of operation is active. Also, in this project we have implemented both encryption and decryption processes on the same module. But in the real world, we will use the encryption module on the transmitter (sender) and decryption module will be used on the receiver. This is how we can make our encryption and decryption techniques more efficient.

CHAPTER 3: SYSTEM ANALYSIS & DESIGN

3.1 Requirement Specification

In this project, we have written verilog code for both the encryption and decryption process. For this we have used the Xilinx Vivado EDA tool. In this software, we have written the verilog code, then verified using simulation. For hardware implementation, we have used Nexys 4 DDR Artix-7 FPGA board. To take input, we have used Virtual Input/Output (VIO) and to display the output waveform, we have used the Integrated Logic Analyzer (ILA). Both of these are available on Xilinx Vivado software.

3.2 Key Description

In the proposed approach for 32-bits encryptiondecryption technique, four numbers of keys having 8-bit each $(K^1,$ K^2 , K^3 and K^4) have been used for both the encryption and decryption processes. Because a lightweight encryption is desired in this circumstance, a basic powerful yet combination of keys has been considered. There 24 different are combinations from the four keys listed above that will be used during




Figure 3.1: 8-bit key combinations

the round operation of the encryption/decryption process. As a result, it ensures that it is resistant to similar key attacks. Figure: 3.1 depicts the key combination design. For 16-bits operation Key is of 16-bits and K^1 , K^2 , K^3 , K^4 all are of 4 bits.

For 32-bits operation Key is of 32-bits and K^1 , K^2 , K^3 , K^4 all are of 8 bits. For 64-bits operation Key is of 64-bits and K^1 , K^2 , K^3 , K^4 all are of 16 bits. For 128-bits operation Key is of 128-bits and K^1 , K^2 , K^3 , K^4 all are of 32 bits.

3.3 **Flowcharts** 32-bit Plain Text (PT) PT[1:2] PT[3:4] PT[5:6] PT[7:8] PT[9:10] PT[1:12] PT[13:14] PT[15:16] PT[17:18] PT[19:20] PT[21:22] PT[23:24] PT[25:26] PT[25:26] PT[27:28] PT[29:30] PT[31:32] Round 1 F¹[1:8] F¹[9:16] F²[1:8] F²[9:16] 24 Key combinations ∀(a≠b≠c≠d) Round 2 F¹[1:8] F¹[9:16] F²[1:8] F²[9:16] Kd] Round 24 F² F¹ F¹[1:8] F¹[9:16] F²[1:8] F²[9:16] ICT_i² ICT,3 ICT,4

Figure 3.2: Flow diagram of encryption process for 32-bits using LRBC algorithm

32-bit Cipher Text (CT)

3.4 **Algorithms and Design Steps**

Algorithm 1 shows the LRBC encryption technique for 32-bits data, whereas Figure: 3.2 is the graphical representation for encryption process. Encryption method repeats the techniques such as round transposition, F-function, and so on for 24 rounds. Each round generates intermediate ciphertexts (ICT), which are used as input for the next round. The final ciphertext (CT) is determined by the results of the 24th round.

3.4.1 Algorithm 1:

Input: 32-bit plaintext (PT), Four no's of 8-bit keys (K^a, K^b, K^c, K^d)

Output: 32-bit ciphertext (CT)

- 1. Read the byte values from the input file called plaintext (PT) and extract the byte values.
- 2. PT divided into 'n' number of blocks of 32 bits each (PT_i).
- **3.** Initialize 'r' with value '1'.
- 3. Initialize r with value 1.
 4. Each PT_i is further sub-divided into 4 equal length parts PT_j^k | 1 ≤ k ≤ 4 1 ≤ i ≤ n as,

$$\begin{split} &PT_{i}^{1} = PT_{i}\left[1\right] \parallel PT_{i}[2] \parallel PT_{i}[9] \parallel PT_{i}[10] \parallel PT_{i}\left[17\right] \parallel PT_{i}[18] \parallel PT_{i}[25] \parallel PT_{i}[26] \\ &PT_{i}^{2} = PT_{i}\left[3\right] \parallel PT_{i}[4] \parallel PT_{i}[11] \parallel PT_{i}[12] \parallel PT_{i}\left[19\right] \parallel PT_{i}[20] \parallel PT_{i}[27] \parallel PT_{i}[28] \\ &PT_{i}^{3} = PT_{i}\left[5\right] \parallel PT_{i}[6] \parallel PT_{i}[13] \parallel PT_{i}[14] \parallel PT_{i}\left[21\right] \parallel PT_{i}[22] \parallel PT_{i}[29] \parallel PT_{i}[30] \\ &PT_{i}^{4} = PT_{i}\left[7\right] \parallel PT_{i}[8] \parallel PT_{i}[15] \parallel PT_{i}[16] \parallel PT_{i}\left[23\right] \parallel PT_{i}[24] \parallel PT_{i}[31] \parallel PT_{i}[32] \end{split}$$

5. Compute intermediate round cipher blocks as,

$$IC_{i}^{1} = PT_{i}^{1} \odot K^{a} \begin{vmatrix} 1 \le a \le 4 \\ a \ne b \ne c \ne d \end{vmatrix}$$

$$|\mathbf{IC_i}^2 = \mathbf{PT_i}^2 \bigoplus \mathbf{K^b}|$$

$$|\mathbf{IC_i}^3 = \mathbf{PT_i}^3 \bigodot \mathbf{K^c}|$$

$$|\mathbf{IC_i}^4 = \mathbf{PT_i}^4 \bigoplus \mathbf{K^d}|$$

$$|\mathbf{1} \le \mathbf{c} \le \mathbf{4}|$$

6. Generate F-Function as,

$$F_i^1 = F_Function(IC_i, IC_i);$$

$$F_i^2 = F_Function(IC_i^2, IC_i^4)$$

7. Generate input for next round as,

$$PT_i^1 = F_i^1$$
 [9:16]; $PT_i^2 = F_i^2$ [9:16]
 $PT_i^3 = F_i^1$ [1:8]; $PT_i^4 = F_i^2$ [1:8]

$$r = r+1$$

8. If (r < 24)

Go to step 5.

9. Else

Go to step 10.

10.
$$ICT_i^k$$
 = PT_i^k | $1 \le k \le 4$ $1 \le i \le n$ $1 \le i \le n$

11. Generate Final Cipher as,

$$CT = ICT_i^1 \parallel ICT_i^2 \parallel ICT_i^3 \parallel CT_i^4$$

3.4.2 Algorithm 2: F-Function

Input: Intermediate cipher blocks ICi¹, ICi², ICi³, ICi⁴.

Output: 32 - bit ciphertext

1. S-box computation:

$$IS_i^1 = IC_i^1 \odot IC_i^3$$

$$IS_i^2 = IC_i^1 \oplus 1$$

$$IS_i^3 = IC_i^2 \odot IC_i^4$$

$$IS_i^4 = IC_i^2 \oplus 0$$

2. P-box computation:

 $P_{i}^{1} = IS_{i}^{1}[1] \mid\mid IS_{i}^{2}[8] \mid\mid IS_{i}^{1}[2] \mid\mid IS_{i}^{2}[7] \mid\mid IS_{i}^{1}[3] \mid\mid IS_{i}^{2}[6] \mid\mid IS_{i}^{1}[4] \mid\mid IS_{i}^{2}[5]$

 $P_{i}{}^{2} = IS_{i}{}^{1}[5] \mid\mid IS_{i}{}^{2}[4] \mid\mid IS_{i}{}^{1}[6] \mid\mid IS_{i}{}^{2}[3] \mid\mid IS_{i}{}^{1}[7] \mid\mid IS_{i}{}^{2}[2] \mid\mid IS_{i}{}^{1}[8] \mid\mid IS_{i}{}^{2}[1]$

 $P_i^3 = IS_i^3[1] || IS_i^4[8] || IS_i^3[2] || IS_i^4[7] || IS_i^3[3] || IS_i^4[6] || IS_i^3[4] || IS_i^4[5]$

 $P_{i}^{4} = IS_{i}^{3}[5] \mid\mid IS_{i}^{4}[4] \mid\mid IS_{i}^{3}[6] \mid\mid IS_{i}^{4}[3] \mid\mid IS_{i}^{3}[7] \mid\mid IS_{i}^{4}[2] \mid\mid IS_{i}^{3}[8] \mid\mid IS_{i}^{4}[1]$

3. L-box computation:

$$T_i[1] = (P_i^1[1] \bigoplus P_i^3[8]); \quad X_i[1] = (P_i^1[1] \bigodot 0);$$

$$T_i[2] = (P_i^1[2] \odot P_i^3[7]); \quad X_i[2] = (P_i^1[2] \oplus 1);$$

$$T_i[3] = (P_i^1[3] \bigoplus P_i^3[6]); \quad X_i[3] = (P_i^2[1] \bigodot 0);$$

$$T_{i}[4] = (P_{i}^{1}[4] \odot P_{i}^{3}[5]); \quad X_{i}[4] = (P_{i}^{2}[2] \oplus 1);$$

```
T_i[5] = (P_i^1[5] \oplus P_i^3[4]);
                                      X_i[5] = (P_i^1[3] \odot 0);
T_i[6] = (P_i^1[6] \odot P_i^3[3]);
                                      X_{i}[6] = (P_{i}^{1}[4] \oplus 1);
T_i[7] = (P_i^1[7] \oplus P_i^3[2]);
                                      X_i[7] = (P_i^2[3] \odot 0);
T_i[8] = (P_i^1[8] \odot P_i^3[1]);
                                      X_{i}[8] = (P_{i}^{2}[4] \oplus 1);
T_i[9] = (P_i^2[1] \oplus P_i^4[8]);
                                      X_i[9] = (P_i^1[5] \odot 0);
T_i[10] = (P_i^2[2] \odot P_i^4[7]); X_i[10] = (P_i^1[6] \oplus 1);
T_i[11] = (P_i^2[3] \oplus P_i^4[6]); X_i[11] = (P_i^2[5] \odot 0);
T_i[12] = (P_i^2[4] \odot P_i^4[5]); X_i[12] = (P_i^2[6] \oplus 1);
T_i[13] = (P_i^2[5] \oplus P_i^4[4]); X_i[13] = (P_i^1[7] \odot 0);
T_i[14] = (P_i^2[6] \odot P_i^4[3]); X_i[14] = (P_i^1[8] \oplus 1);
T_i[15] = (P_i^2[7] \oplus P_i^4[2]); \quad X_i[15] = (P_i^2[7] \odot 0);
T_i[16] = (P_i^2[8] \odot P_i^4[1]); X_i[16] = (P_i^2[8] \oplus 1);
```

- $$\begin{split} F_i(1) &= T_i[1] \mid\mid X_i[8] \mid\mid T_i[2] \mid\mid X_i[7] \mid\mid T_i[3] \mid\mid X_i[6] \mid\mid T_i[4] \mid\mid X_i[5] \\ &\mid\mid T_i[5] \mid\mid X_i[4] \mid\mid T_i[6] \mid\mid X_i[3] \mid\mid T_i[7] \mid\mid X_i[2] \mid\mid T_i[8] \mid\mid X_i[1] \end{split}$$
- $$\begin{split} F_i(2) &= T_i[9] \mid\mid X_i[16] \mid\mid T_i[10] \mid\mid X_i[15] \mid\mid T_i[11] \mid\mid X_i[14] \mid\mid T_i[12] \mid\mid X_i[13] \\ &\mid\mid T_i[13] \mid\mid X_i[12] \mid\mid T_i[14] \mid\mid X_i[11] \mid\mid T_i[15] \mid\mid X_i[10] \mid\mid T_i[16] \mid\mid X_i[9] \end{split}$$

$$F = F_i(1) \mid \mid F_i(2)$$

4. End.

3.5 F-Function Generation

According to this algorithm, each round has two F-functions consisting of three types of computing boxes, namely S-box, P-box, and L-box. Under each F-function, the calculated output of the S-box is given to the input of the P-box and similarly the calculated output of the P-box is applied as the input of the L-box. The computations performed by the F-function have been illustrated in Algorithm 2.

3.6 Decryption Process

It is undoubtedly important to have a successful decryption process when designing a strong encryption process. It also consists of 24 rounds. The decryption process of this algorithm is designed in such a way that it is exactly similar to encryption technology but in reverse order. Since we are using symmetric key cryptography, thus same key is used for decryption process i.e, total 24 different combinations from the four keys having 8-bit each $(K^1, K^2, K^3 \text{ and } K^4)$ for 24 rounds in case of 32-bits technique.

3.7 Types of Operation

This encryption and decryption techniques consist of 4 types of operations. These are 16-bit operation, 32-bit operation, 64-bit operation and 128-bit operation.

Here, we have used 4x1 multiplexer to implement our design. It has 2 select lines which collectively act as the mode of operation selection. If mode = 00, then 16-bit operation is selected, and remaining operations are turned off. If mode = 01, then 32-bit operation is selected, and remaining operations are turned disabled. Again, if




Figure 3.3: 4x1 Multiplexer for mode selection

mode = 10, then 64-bit operation is active and remaining operations are turned off. And if mode = 11, then 128-bit operation is selected, and remaining operations are disabled. Since at a time only one operation is active, thus our designed module consumes less power and less area.

Mode Selection

S1	S0	Output
0	0	l _o
0	1	l ₁
1	0	l ₂
1	1	l ₃

Figure 3.4: Truth Table of 4x1 Multiplexer

3.7.1 16-bit Operation

In the encryption process, it takes 16-bits plaintext (message) and 16-bits key as the inputs and generates the ciphertext (encrypted text) of 16-bits. As we have mentioned that encryption process has total 24 rounds. The output produced from the last round is considered as the ciphertext (encrypted text).




Figure 3.5: Block diagram of encryption and decryption processes for 16-bits

Again, in the decryption process, 16-bits encrypted text (ciphertext) and the same key of 16-bits are used as the inputs, and it generates 16-bits decrypted text which is same as the original plaintext.

3.7.2 32-bit Operation

Here 32-bits plaintext (message) and 32-bits key are used as the inputs for the encryption process, and it generates the ciphertext (encrypted text) of 32-bits.




Figure 3.6: Block diagram of encryption and decryption processes for 32-bits

During the decryption process, 32-bits encrypted text (ciphertext) which is produced from the encryption module and the same key of 32-bits are used as the inputs and it produces 32-bits decrypted text which is our original plaintext or message.

3.7.3 64-bit Operation

In the encryption process, it takes 64-bits plaintext (message) and 64-bits key as the inputs and generates the ciphertext (encrypted text) of 64-bits.

Again, in the decryption process, 64-bits ciphertext (encrypted text) and the same key of 64-bits are used as the inputs, and it generates the decrypted text or plaintext or message of 64-bits length.




Figure 3.7: Block diagram of encryption and decryption processes for 64-bits

3.7.4 128-bit Operation

Here 128-bits plaintext (message) and 128-bits key are used as the inputs for the encryption process, and it generates the ciphertext (encrypted text) of 128-bits.




Figure 3.8: Block diagram of encryption and decryption processes for 128-bits

During the decryption process, 128-bits encrypted text (ciphertext) which is produced from the encryption module and the same key of 128-bits are used as the inputs and it produces 128-bits decrypted text which is our original plaintext or message.

3.8 Testing Process

We can test this algorithm in two ways. The first is on the Xilinx Vivado software by simply looking at the input and output waveforms which is called simulation. This process does not require an FPGA board. And the second way is that first we must synthesize the Verilog code, then apply it to the FPGA board and with the help of different input and output ports we can easily verify the results. However, we have used Virtual Input/Output (VIO) for taking the inputs up to 128 bits and to display the output waveform as well, we have used the Integrated Logic Analyzer (ILA). Both are available on Xilinx Vivado software.

CHAPTER 4: RESULTS

4.1 Simulation and Testing

We have designed a module for encryption and decryption which consists of 4 submodules 16-bit, 32-bit, 64-bit and 128-bit using Verilog hardware description language. We have simulated and tested this symmetric cryptographic algorithm for various inputs and successfully verified the results by observing the waveforms on Xilinx Vivado software. Finally, we have implemented this encryption and decryption process on Nexys 4 DDR Artix-7 FPGA board and verified the results successfully.




Figure 4.1: Block level design using VIO and ILA modules.




Figure 4.2: Physical design for both encryption and decryption

4.2 Simulated Outputs

Case - I:

Here, mode $(S_1 S_0) = 00$, then 16-bit operation is selected.





Figure 4.3: Simulated output for encryption and decryption processes for 16-bits data

Case – II:

Here, mode $(S_1 S_0) = 01$, then 32-bit operation is selected.







Figure 4.4: Simulated output for encryption and decryption process for 32-bits data

Case – III:

Here, mode $(S_1 S_0) = 10$, then 64-bit operation is selected.







Figure 4.5: Simulated output for encryption process for 64-bits data







Figure 4.6: Simulated output for decryption process for 64-bits data

Case - IV:

Here, mode $(S_1 S_0) = 11$, then 128-bit operation is selected.







Figure 4.7: Simulated output for encryption and decryption process for 128-bits data

4.3 Implemented Outputs using FPGA

Case - I:

Here, mode $(S_1 S_0) = 00$, then 16-bit operation is selected.







Figure 4.8: FPGA implemented output for 16-bits data.

Case – II:

Here, mode $(S_1 S_0) = 01$, then 32-bit operation is selected.



Plain text

Key

Mode


Cipher text.

Decrypted text

Figure 4.9: FPGA implemented output for 32-bits data

Case – III:

Here, mode $(S_1 S_0) = 10$, then 64-bit operation is selected.







Figure 4.10: FPGA implemented output for 64-bits data

Case – IV:

Here, mode $(S_1 S_0) = 11$, then 128-bit operation is selected.






Figure 4.11: FPGA implemented output for 128-bits data

4.4 Different Test Cases

4.4.1 Test Cases for 16-bit data

> Test case 1:

Message: 1010011011110100 Key: 1101100011000100

Cipher text: 0100100111000000

Decrypted text: 1010011011110100

> Test case 2:

Message: 0100100001111101 Key: 1001011101010010

Cipher text: 1010100001111001

Decrypted text: 0100100001111101

4.4.2 Test Cases for 32-bit data

> Test case 1:

Message: 010111111100110010101010100100110

Key: 000001110001010101110011110

Cipher text: 100111111000000010000110100111110

Decrypted text: 01011111110011001010101010100100110

> Test case 2:

Message: 11011100110011100101110100001000

Key: 110000101111110001011001001011

Cipher text: 00010110000101001000111110110100

Decrypted text: 11011100110011100101110100001000

4.4.3 Test Cases for 64-bit data

> Test case 1:

Cipher text:

Decrypted text:

4.4.4 Test Cases for 128-bit data

> Test case 1:

Message: 277E71BE8CD053DFBC1A242C1E396AE8

Key: 8B0EEB83C06F435E057D32F565363313

Cipher text: 38FBB9F0914DA779EC6BCA68D1E0AE60

Decrypted text: 277E71BE8CD053DFBC1A242C1E396AE8

> Test case 2:

Message: 7EDAE43CFCB1B7F537A34584107FC033

Key: 8A6E7724C31E8FE1EDF964A2412BB7F9

Cipher text: 5FA20D2AE6D74D79FAF2B68492C89B3

Decrypted text: 7EDAE43CFCB1B7F537A34584107FC033

4.5 Analysis of Different Parameters

4.5.1 Area Report

Report: area

Design: top_module_2

Version: L-2016.03

Date: Tue May 14 11:02:29 2024

Library(s) Used: tcbn65gplusbwp12ttc_ccs (File:

/home/smart/Desktop/nayem/CCS/tcbn65gplusbwp12ttc_ccs.db)

Number of ports: 4736

Number of nets: 6826

Number of cells: 2202

Number of combinational cells: 2154

Number of sequential cells: 0

Number of macros/black boxes: 0

Number of buf/inv: 138

Number of references: 2

Combinational area: 13578.240289

Buf/Inv area: 198.720008

Noncombinational area: 0.000000

Macro/Black Box area: 0.000000

Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 0.01357824 mm^2

Total area: undefined

4.5.2 Power Report




Figure 4.12: Power report from Xilinx Vivado software

Total Power for both encryption and decryption: 0.166 mW

Average Power for encryption or decryption: 0.083 mW

Average Power for each operation: 0.02075 mW

After performing power analysis considering TSMC65 nm technology, we found that total power consumption is 0.166 mW because this system acts as transceiver i.e, it can transmit the data as well as receive the data. This algorithm consists of total 24 rounds for encryption and 24 rounds for decryption i.e, it has total 48 rounds. If we implement either encryption or decryption on any hardware, then its power consumption will be reduced to half that becomes 0.083 mW. And the average power consumption for each operation is 0.02075 mW since only single operation is active for particular mode and remaining operations are disabled.

CHAPTER 5: FUTURE PLAN OF WORK

So far, we have only designed a symmetric key cryptography algorithm for 16-bits, 32-bits, 64-bits and 128-bits. Also, we have written the Verilog codes and checked the result by observing the RTL analysis on Xilinx Vivado EDA tool for the encryption and decryption processes for 16-bits, 32-bits, 64-bits and 128-bits. We have already completed the design, testing and verification of encryption and decryption process. We have implemented this symmetric key cryptography on a Field Programmable Gate Array (FPGA) board and verified the result by the process of encryption and decryption. In the future, we aim to further improve this algorithm. For example, if the message (plaintext) has a low number of bits, we will follow 16-bits encryption and decryption. For medium size of message, we will use 32-bit encryption and decryption, and for large size of message, we will use 64-bit encryption and decryption and for very large size of message, we will use 128-bit encryption. In the future, we will try to apply this efficient cryptography technique in real world devices such as cameras in ATMs, various IoT sensors, in the field of biomedical, and also in the military field.

CHAPTER 6: CONCLUSIONS

In this project, we have designed an efficient symmetric cryptographic algorithm for 16-bits, 32-bits, 64-bits and 128-bits. In case of 32-bits technique, during the encryption process, it takes 32-bit plaintext (message) and 32-bit key as inputs and generates 32bit encrypted data known as ciphertext. This ciphertext and the same key is used in the decryption process to get the original message. We have designed this algorithm using Verilog hardware description language and tested this system for different inputs. We have implemented these encryption and decryption techniques on Nexys 4 DDR Artix-7 FPGA board and verified the result successfully for all cases 16-bits, 32-bits, 64-bits and 128-bits data. We have used 4x1 multiplexer so that only one operation is active and remaining operations are stopped. Depending upon the mode (select line), we can select which operation to be active. If mode is 00, then only 16-bit operation is active and remaining operations are turned off. If mode is 01, then only 32-bit operation is active and remaining operations are turned off. Similarly, if mode is 10, then only 64bits operation works and for mode = 11, only 128-bits operation is active remaining operations are disabled. This is how, our designed module consumes less power and less area. During the hardware implementation, we have used Virtual Input/Output (VIO) to take the inputs and to display the output waveform, we have used the Integrated Logic Analyzer (ILA). After performing area and power analysis considering TSMC65 nm technology, we found that total power consumption is 0.166 mW and total cell area consumption is 0.01357824 mm² because this system acts as transceiver i.e, it can transmit the data as well as receive the data. This algorithm consists of total 24 rounds for encryption and 24 rounds for decryption i.e, it has total 48 rounds. If we implement either encryption or decryption on any hardware, then its power consumption will be reduced to half that becomes 0.083 mW and it will take cell area of 0.00678912 mm².

REFERENCES

- [1] A. Biswas, , "LRBC: a lightweight block cipher design for resource constrained IoT devices," Journal of Ambient Intelligence and Humanized Computing, January, 2020.
- [2] Abhishek Guru, Asha Ambhikar, "A Study of Cryptography to Protect Data from Cyber-crimes," National Conference on Resent Trends in Cyber Security At: Raipur, April-June, 2020.
- [3] Mohammed Abdulhameed Al-Shabi, "A Survey on Symmetric and Asymmetric Cryptography Algorithms in information Security," International Journal of Scientific and Research Publications 9(3):p8779, March, 2019.
- [4] Asmita Poojari, Nagesh HR, Kiran Kumar V G, Shantharama Rai C, "Implementation of lightweight cryptographic algorithms in FPGA," 2017 International Conference on Circuits, Controls, and Communications (CCUBE), December, 2017.
- [5] G.R.K.Prasad, T.Vivek, B.Phani Rohith, Y.Yashwanth, "Verilog implementation on cryptography encryption and decryption of 8 bit data using ECC algorithm," Journal of Advanced Research in Dynamical and Control Systems 9(14):2711-2719, January, 2017.
- [6] Surekha, Sridhar.K, "FPGA Based Cryptography for Internet Security," International Journal of Computer Science and Mobile Computing, October, 2015.
- [7] P. T. Thasneem Salim , T. Vigneswaran, "FPGA Implementation of Hiding Information using Cryptography," Indian Journal of Science and Technology, Vol 8(19), DOI: 10.17485/ijst/2015/v8i19/76853, August, 2015.