


# SPEC-AX and PARSEC-AX Extracting Accelerator Benchmarks from Microprocessor Benchmarks

Snehasish Kumar, William Sumner, Arrvindh Shriraman

# The Problem







# Accelerators

Breakdown of  
Dennard and Moore  
scaling




*Use accelerators !*


## IP BLOCKS






# The Problem



# Existing Solution



# Executive Summary




- ▶ Accelerators present unique challenges
- ▶ Coarse grain analyses misleading
- ▶ Paths are suitable for analyses
- ▶ Characterized 29 workloads
- ▶ Release workload suite

[sfu-arch.github.io/pdws/](https://sfu-arch.github.io/pdws/)

# Functions and Paths

```
int foo( int arg1, int arg2 ... ) {
```



```
return val; }
```

# FUNCTIONS

# PATHS

# Ball-Larus '96

# *For Better or Worse, Benchmarks Shape a Field*

– David Patterson

- ▶ Representative
- ▶ Comparable
- ▶ Generalizable



# *For Better or Worse, Benchmarks Shape a Field*


– David Patterson

- ▶ Representative
- ▶ Comparable
- ▶ ~~Generalizable~~ Specializable

# Paths are Representative

*% dynamic instructions executed*


## Top 5 paths



SPEC-Ax and PARSEC-Ax


10

# Paths are Specializable



SPEC-AX and PARSEC-AX


# Paths are Specializable



SPEC-Ax and PARSEC-Ax




# Implications of Variability



► Accelerator micro architecture

# Implications of Variability



► Memory access interface

SPEC-Ax and PARSEC-Ax

# Workloads and Infrastructure


SPEC	2000	8	Total 29
SPEC	2006	11	
PARSEC	3.0	7	
PERFECT	1.0	4	

omit workloads with accelerator unfriendly features  
eg. exception handling, setjmp/longjmp



LLVM based toolchain for path  
identification, extraction, analysis

# Outlining Hot Paths



SPEC-AX and PARSEC-AX



# Path Derived Workload Suite

[sfu-arch.github.io/pdws/](https://sfu-arch.github.io/pdws/)

- ▶ Dominant behaviour isolated
- ▶ LLVM IR format
- ▶ Easy to target
  - ▶ Static Analysis using LLVM
  - ▶ Target Accelerator Codegen
  - ▶ Dynamic Analysis Tools (eg. Pin)

# Characterization and Implications

# Characteristics – What's Important ?


Cov. and Size ► More work accelerated

Branches ► Control flow

Live Values ► State transferred

Opcodes ► Types of operations

Size ► More work accelerated



Max. Ops


Max : 962  
(183.earthquake)  
Median : 232



# Branches



# Control flow




Min. Divergence

Max : 71  
(401.bzip2)  
Median : 12

Live Values



State transferred




Min. State

Max : 52  
(444.namd)  
Median : 15

# Opcodes

## ► Types of operations



Simple Arch.

Max : 25  
(swaptions)  
Median : 13

# Characteristics – Variability

PATH #2

#2

size

PATH #1


#1

br.

COV

predict.

ferret




SPEC-AX and PARSEC-AX

24

# 181.mcf ► 429.mcf

realloc condition :



```
if( net->n_trips <=
MAX_NB_TRIPS_FOR_SMALL_NET ) in implicit.c.
```



# Conclusion



**SPECAX, PARSECAX**





# Open Source

[sfu-arch.github.io/pdws/](https://sfu-arch.github.io/pdws/)

email : ska124@sfu.ca