

# Zero Crossing Detector

*Using PIC16f876 to design a ZCD for power system applications*

**Ashutosh Sharma**

03.05.2021

B.Tech EEE 4<sup>th</sup> Yr


## INTRODUCTION

The mini project requires to build a Zero Crossing Detector (ZCD). Here an attempt has been made to design a ZCD capable of working for power system applications which typically work around the frequency of 50 Hz.

## Tools/Softwares used

- MPLAB X IDE
  - Mpasm assembler toolchain
- Proteus 8 Design suite

## Calculations



Note: MCU takes 50 μs (avg.) to execute instructions and ADC conversions + acquisition.

$$\frac{\Delta V}{\Delta t} = \frac{2.5 \text{ V}}{5,000 \mu\text{s}} = \frac{50 \text{ mV}}{100 \mu\text{s}} = \frac{25 \text{ mV}}{50 \mu\text{s}}$$

so, we need to make sure, that our code has tolerance of that much of data.


ADC resolution:  $\frac{5}{1024} = 4.8828125 \text{ mV}$

so,  $25 \text{ mV} \rightarrow \frac{25}{4.88} \approx 5.12$  bits,  $6 = 0110$

as we know,  $2.5 \text{ V} = (1000000000)_2$   
 our ADC may take value at any time between  $[2.5, 2.5 \pm 25 \text{ mV}]$   
 so, PIC MCU should be able to accept  $0110000000XX$   
 for zero crossing point

## Flowchart

A primitive flowchart is shown to explain overall working of code in simple



## Code

Code file can also be obtained from this [link](#).

```

1      LIST p = 16F876
2      #include p16f876.inc
3      __CONFIG _FOSC_XT & _WDTE_ON & _PWRITE_OFF & _CP_OFF & _BOREN_ON & _LVP_ON & _CPD_OFF & _WRT_ON
4
5      RES_VECT CODE 0x0000          ; processor reset vector
6      GOTO START                   ; go to beginning of program
7
8      MAIN_PROG CODE                ; let linker place main program
9
10     START      BSF      STATUS,    RP0          ; Bank 1
11                MOVLW    0x001B          ; 0b00011011
12                MOVWF    TRISA          ; Set AN0,1,3 as i/p
13                MOVLW    0x0000          ;
14                MOVWF    TRISE          ; Set PORTB as o/p
15                BCF      ADCON1,    ADFM          ; Left Justified
16                BSF      ADCON1,    PCFG2        ; A/D Port Configuration Control bits
17                BCF      STATUS,    RP0          ; Bank 0
18                BSF      ADCON0,    ADON          ; A/D converter module is operating
19                BSF      ADCON0,    CHS0        ; Selecting Analog Channel RA1
20                BSF      STATUS,    RP0          ; Bank 1
21                MOVLW    0x014          ;
22                MOVWF    PR2            ; TMR2 Delay 20 us
23                BCF      STATUS,    RP0          ; Bank 0
24     TMRSTART    BSF      T2CON,      TMR2ON       ; Start TMR2
25
26     LOOP        BTFSS    PIR1,      TMR2IF       ; Wait for TMR2 == PR2
27                GOTO     LOOP          ;
28                BCF      PIR1,      TMR2IF       ; Clear Interrupt flag
29                BSF      ADCON0,    GO_DONE       ; Start A/D conversion
30
31     ADC_PARSE    BTFSS    PIR1,      ADIF          ; Wait for A/D conversion
32                GOTO     ADC_PARSE       ;
33                BCF      PIR1,      ADIF          ; Clear Interrupt flag
34                MOVF     ADRESH,    0           ;
35                ANDLW    0xF8          ; Masking most significant 7 bits of Wreg
36                XORLW    0x80          ; W xor 0b10000000
37                BTFSC    STATUS,    Z           ; skip if W == 0x80
38                GOTO     PULLUP          ;
39                BCF      PORTB,      RB0          ; set RB0 as low
40                GOTO     TMRSTART        ;
41
42     PULLUP       BSF      PORTB,      RB0          ;
43                GOTO     TMRSTART        ;
44
45     END

```

## RESULTS

Fig.1 Complete setup in proteus simulation software






Fig. 2 Graph red pulses are obtained on zero detection point



The above graph is more clearly exported from the software, the file can be found [here](#).

Fig.3 Image of the same using an Oscilloscope



## CONCLUSION

A zero crossing detector has been developed and successfully tested with simulations.