

Jamshed Ashurov

☎ +1 571 315 8339 | @ jamshed00ashurov@gmail.com | 📁 Portfolio | 🔗 LinkedIn | 🐙 GitHub

EDUCATION

UC San Diego

MS in Computer Engineering (GPA:3.6)

La Jolla, California, USA

Sep 2022 – June 2024

UC San Diego

BS in Computer Engineering (GPA:3.9)

La Jolla, California, USA

Sep 2018 – June 2022

INDUSTRY EXPERIENCE

Ampere Computing

CPU Architect Intern

Portland, Oregon, USA

June 2023 – Sep 2023

- Collaborated closely with the Architecture and Design team to assess the Architectural Vulnerability Factor(AVF) of various microprocessor structures using advanced emulation techniques via Cadence Palladium.
- Collaborated with the Memory Controller Team by establishing an experimental framework of selecting suitable machine learning models for memory controller performance optimization.
- Collaborated with the Firmware team, contributing to the development of a database-driven failure data collection tool.

Nanome Inc.

Software Engineering Intern

San Diego, California, USA

Jun 2019 – Sep 2019

- Developed AR application utilizing C# on iOS devices, to aid in analyzing 3D protein structures without the requirement of a VR setup.
- Architected a robust local database system, integrating it into the application's framework to efficiently store and manage data elements retrieved from an online database source.
- Implemented preliminary scripts, fostering cross-platform versatility and laying the foundation for the application's potential expansion to other platforms.

RESEARCH & TEACHING EXPERIENCE

UC San Diego Graduate Teaching Assistant

Jan 2023 – Jun 2024

Computer Networks

Aaron Schulman, Alex Snoeren

- Designed and developed the source code and the testing framework for students to implement Sliding Window Protocol and TCP Congestion Control mechanisms.
- Assisted students with understanding/debugging in building a simple router.

Graduate Networked Systems

Alex Snoeren

- Assisted students in designing and implementing distributed applications, notably a robust file-sharing application similar to Dropbox.
- Guided integration of advanced concepts such as gRPC, consistent hashing for scalability, and the RAFT protocol for fault tolerance.

UC San Diego Research Assistant

Jan 2022 - Sep 2023

Characterizing WebAssembly Performance in the Era of Serverless Computing

Jamshed Ashurov, Zixuan Wang, Jishen Zhao

- Developed microbenchmarks to analyze the performance of WebAssembly System Interface(WASI) at a fine granularity.
- Wrote scripts to analyze the performance of WASI on various architectures using Linux profiling tools.
- Instrumenting the WebAssembly runtime to collect performance metrics.
- [*ISSTA 2023 SRC*](#)

PROJECTS

Statistical Inference, Machine Learning, Optimization

Python, MATLAB, PyTorch, ManiSkill

- Possess deep knowledge of the theory and direct, library-free implementation of:
- Supervised: Multilayer Neural Networks(MNN), Boosting, MLE, Bayesian Parameter Estimation, EM
- Unsupervised: PCA, LDA, K-Center Clustering, K-NN, SVD
- Search & Optimization: Newton Descent, Simulated Annealing, Cross Entropy Minimization, Search Gradient, A*
- Reinforcement: Deep Q-Learning, PPO, SAC, RAINBOW, Imitation Learning
- Collaborative Filtering: User-User CF, Item-Item CF, LFM, Bayesian Networks, Factorization machines

Advanced Microprocessor Design

System Verilog, Verilator, Python, Bash

- Improved 5-stage pipelined MIPS 32 processor with advanced optimizations in System Verilog, achieving significant performance gains across all benchmarks. Utilized bash and Python scripts to analyze and collect performance data.
- Implemented 8KB 8-component TAGE branch predictor, reducing mispredictions by 94.3%(99.1%).
- Developed a victim cache using NRU replacement policy, resulting in an average CPI reduction of 10.2%(19.9%).
- Implemented DRRIP cache replacement policy, reducing dcache misses by 31.4%(80.3%).
- Modified the baseline in-order pipeline to scalar OOO processor with Partial Ordering for memory disambiguation policy. Achieved an average CPI reduction of 8.9%(13.15%).

Intellectual Robotic Chess Player Arm

Python, TensorFlow, Keras, ONNX, Raspberry Pi

- Utilized a range of convolutional neural network (CNN) models, including Xception, MobileNet, SqueezeNet, and NASNetMobile, to capture and process real-time images of the chessboard.
- Employed different runtimes, such as TensorFlow and ONNX, to optimize the detection process.
- Integrated an AI chess engine, Stockfish, to generate the next move and coordinated the Raspberry Pi to control the robotic arm and execute the determined move.

Parallel Computing

CUDA

- Developed and optimized CUDA-based convolutional layer for the LeNet-5 architecture, significantly improving inference performance while maintaining high accuracy.
- Converted 2D convolution operations into tiled matrix multiplications for better cache utilization to achieve faster execution time.

Snek Compiler

Rust, x86

- Developed a compiler for the dynamically typed language Snek in Rust, integrating the Mark and Compact garbage collection algorithm to efficiently manage memory and remove garbage data.
- Orchestrated the transition to Administrative Normal Form and subsequently to Intermediate Representation for effective code transformation and optimization.
- Introduced optimization techniques, including constant folding and variable propagation, to enhance the binary file size and improve program execution efficiency.

Dual Core Machine Learning Hardware Accelerator for Attention Mechanism

- Utilized RTL design, verification, logic synthesis, and place-and-route (PnR) methodologies to generate gate-level netlist and layout for a ML hardware accelerator via Synopsis Design Compiler (DC) and Cadence Innovus.
- Implemented advanced low-power techniques, including pipelining, loop unrolling, asynchronous FIFO, and clock gating, to optimize the power consumption of the design.

SKILLS

Programming: C, Python, System Verilog, C++, Rust, Golang, MATLAB, Java, C#, Shell, Tcl, CUDA, Haskell, x86/ARM/MIPS Assembly.

Tools: Cadence Palladium/Virtuoso/Innovus, Synopsis Verdi/Design Compiler, ModelSim, Quartus, Questa, Verilator, Unity3D, Fusion360.

Technical Skills: Microprocessor Design, Machine Learning, Compiler Design, Parallel Computing, Logic Design, Performance Profiling, Software Development, Reliable and Scalable System Development, Universal Verification Method(UVM), Analog Circuit Analysis.

Soft Skills: Leadership, Teamwork, Public Speaking, Coaching, Teaching.

Additional Skills: Ballroom and Latin Dancing, Martial Arts, Rock Climbing.

Languages: Tajik (Native), Russian (Native), English (Professional).