


# INTRODUCTION TO PYNQ



## FPGA Accelerators




#### Host system properties

- Is able to execute instructions
- Can ask for 'help' from accel
- Can reply back to accel
- Can have multiple peripherals/accels

#### **Accelerator properties**


- Not a complete system
- Is good at one type of workload
- Can talk to host system
- Can be reconfigured to do something else






#### AMD PS/PL

- Host PS Processing System
- Accel PL Programmable Logic



# Processing system

- ARM-based processing system
- CPU cores, memory IO, etc
- Hosts the operating system, executes software




# Programmable Logic

- The FPGA fabric part
- Used to implement custom hardware accelerators
- Made up of LUTs, BRAMs, DSP blocks

# What is PYNQ?




#### PYNQ - Python on ZYNQ




#### Layers

- 1. Jupyter Notebooks
- 2. IPython Kernel
- 3. Ubuntu-Based Linux
- 4. ARM A9 core <-> PL

#### PYNQ Z2 vs PYNQ Ultra-scale




- ZNYQ Z-7020 SoC
- Dual-core Arm Cortex-A9
- 85k Logic cells
- 4.9 Mb Bram



- ZYNQ Ultrascale+ (XCZU5EG-1SFVC784)
- Quad-core Arm Cortex-A53
- Graphics Unit Arm Mali-400
- 256k Logic cells
- 26.6 Mb RAM





#### Base overlay bitstream

- Loaded into the PL when the PYNQ-Z2 boots up
- Access to its onboard and external peripheral interfaces via Python
- Onboard peripherals controlled by a fixed
   GPIO controller
- External peripherals controlled using programmable MicroBlaze IO Processors
- Limited functionality

# Exercise 1

Write a python program that implements a boolean gate. Use the switches or buttons as inputs, and LEDs as outputs.

Hint: Reference notebook at link



# Custom Overlays?




#### Create or Import Custom IP

```
#include "cvt colour.hpp"
void image filter(AXI STREAM& INPUT STREAM, AXI STREAM& OUTPUT STREAM)/
#pragma HLS INTERFACE axis port=INPUT STREAM
#pragma HLS INTERFACE axis port=OUTPUT_STREAM
  GB_IMAGE img_0(MAX_HEIGHT, MAX_WIDTH);
  RAY IMAGE img 1(MAX HEIGHT, MAX WIDTH);
 RAY IMAGE img 2(MAX HEIGHT, MAX WIDTH);
 RAY IMAGE img_2a(MAX_HEIGHT, MAX_WIDTH);
 RAY IMAGE img_2b(MAX_HEIGHT, MAX_WIDTH);
 RAY_IMAGE img_3(MAX_HEIGHT, MAX_WIDTH);
 RAY IMAGE img 4(MAX HEIGHT, MAX WIDTH);
 SRAY IMAGE img_5(MAX_HEIGHT, MAX_WIDTH);
  GB IMAGE img_6(MAX_HEIGHT, MAX_WIDTH);
#pragma HLS dataflow
hls::AXIvideo2Mat(INPUT STREAM, img 0);
hls::CvtColor<HLS BGR2GRAY>(img 0, img 1);
hls::GaussianBlur<3,3>(img 1,img 2);
hls::Duplicate(img 2,img 2a,img 2b);
```

```
Project Summary x adder.v x Package IP - adder x
/home/shreenithi/workspace/ip_repo/edit_adder_version1_v1_0.srcs/sources_1/new/adder.v
    10 : // Target Devices:
11 // Tool Versions:
 12 : // Description:
13 ; //
 14 : // Dependencies:
15 : //
16 : // Revision:
17 : // Revision 0.01 - File Created
18 // Additional Comments:
19 : //
 22 🖯 module adder #
23 | {
```

### Integrate Custom IP with PS



### Generate bitstream and hwh files

- 1. Bitstream (.bit) binary file generated by Vivado, configures the PL
- 2. Hardware Hand-off (.hwh) file Zynq system config, memory map, clk sync, etc

### Load bitstream using python

```
python
from pynq import Overlay
ol = Overlay("path/to/overlay.bit")
```



## Exercise 2

A. Implement (on the PS) edge detection or RGB to grayscale using OpenCV or another python library.

B. Create a custom IP for the same application, load it on the PL, and observe performance benefits.





- 1. Intro: <a href="https://github.com/Xilinx/PYNQ\_Workshop/blob/master/01\_PYNQ\_Workshop\_introduction.pdf">https://github.com/Xilinx/PYNQ\_Workshop/blob/master/01\_PYNQ\_Workshop\_introduction.pdf</a>
- 2. Block diagram: <a href="https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-7000.html">https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-7000.html</a>
- 3. Block diagram: <a href="https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-ultrascale-plus-mpsoc.html#tabs-f9ea639ee2-item-bc1aae72dd-tab">https://www.amd.com/en/products/adaptive-socs-and-fpgas/soc/zynq-ultrascale-plus-mpsoc.html#tabs-f9ea639ee2-item-bc1aae72dd-tab</a>
- 4. Base.bit: <a href="https://community.element14.com/products/roadtest/b/blog/posts/pynq-z2-dev-kit---working-with-base-overlays">https://community.element14.com/products/roadtest/b/blog/posts/pynq-z2-dev-kit---working-with-base-overlays</a>
- 5. Slides: <a href="https://github.com/Xilinx/PYNQ\_Workshop">https://github.com/Xilinx/PYNQ\_Workshop</a>
- 6. Cmds: https://github.com/Xilinx/PYNQ/blob/master/pynq/notebooks/common/overlay\_download.ipynb
- 7. Edge detection IP: <a href="https://www.hackster.io/adam-taylor/fpga-based-edge-detection-using-hls-192ad2">https://www.hackster.io/adam-taylor/fpga-based-edge-detection-using-hls-192ad2</a>
- 8. Custom overlay example: <a href="https://github.com/wbrueckner/cv2pynq/tree/master?tab=readme-ov-file">https://github.com/wbrueckner/cv2pynq/tree/master?tab=readme-ov-file</a>
- 9. Start-up guide: <a href="https://blog.umer-farooq.com/a-pynq-z2-guide-for-absolute-dummies-part-i-fun-with-leds-and-switches-47dd76abf9a9">https://blog.umer-farooq.com/a-pynq-z2-guide-for-absolute-dummies-part-i-fun-with-leds-and-switches-47dd76abf9a9</a>
- 10. Official docs: <a href="https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html">https://pynq.readthedocs.io/en/latest/overlay\_design\_methodology/overlay\_tutorial.html</a>
- 11. Image proc: <a href="https://github.com/ADG4050/Image-processing-PYNQ">https://github.com/ADG4050/Image-processing-PYNQ</a>



# Thank You!



# Want to make a presentation like this one?

Start with a fully customizable template, create a beautiful deck in minutes, then easily share it with anyone.

Create a presentation (It's free)