

# Ashutosh Pattnaik

CONTACT	111N IST Building	Email: <a href="mailto:ashutosh@cse.psu.edu">ashutosh@cse.psu.edu</a>
INFORMATION	University Park, PA, 16802	Homepage: <a href="http://ashutoshpattnaik.github.io">http://ashutoshpattnaik.github.io</a>
INTERESTS	GPU Architectures, CPU-GPU Heterogeneous Architectures, New Memory Technologies	
EDUCATION	<b>The Pennsylvania State University</b> , University Park, PA, USA <b>Fall 2013 - Present</b> <i>Ph.D. Candidate</i> in Computer Science and Engineering, <i>Advisors:</i> Dr. Chita Das & Dr. Mahmut Kandemir Current GPA: 3.78/4.0  <b>National Institute of Technology</b> , Rourkela, India <b>Fall 2009 - Spring 2013</b> Bachelor of Technology ( <i>Hons.</i> ) in Electronics and Instrumentation Engineering GPA: 9.24/10 (Junior/Senior GPA: 9.77/10)	
WORK EXPERIENCE	<b>AMD Research</b> , Sunnyvale, CA Co-Op Engineer, Manager: John Keaty <b>Summer 2016</b> <b>AMD Research</b> , Austin, TX Co-Op Engineer, Manager: John Keaty <b>Summer 2015</b>	
CURRENT RESEARCH	Understanding research issues and opportunities involved in near-data computing in GPUs and optimizing the scheduling of data and compute to minimize data movement costs.	
PUBLICATIONS	Xulong Tang, <a href="#">Ashutosh Pattnaik</a> , Huaipan Jiang, Onur Kayiran, Adwait Jog, Sreepathi Pai, Mohamed Ibrahim, Mahmut T. Kandemir, Chita R. Das, “ <i>Controlled Kernel Launch for Dynamic Parallelism in GPUs</i> ”, In Proceedings of the 23rd International Symposium on High Performance Computer Architecture ( <b>HPCA</b> ), Austin, Texas, February 2017  Vignesh Adhinarayanan, Indrani Paul, Joseph Greathouse, Wei N. Huang, <a href="#">Ashutosh Pattnaik</a> , Wu-chun Feng, “ <i>Measuring and Modeling On-Chip Interconnect Power on Real Hardware</i> ”, In Proceedings of IEEE International Symposium on Workload Characterization (IISWC), Providence, Rhode Island, 2016.  <a href="#">Ashutosh Pattnaik</a> , Xulong Tang, Adwait Jog, Onur Kayiran, Asit Mishra, Mahmut Kandemir, Onur Mutlu, Chita Das, “ <i>Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities</i> ”, In Proceedings of the 25th Parallel Architecture and Compilation Techniques ( <b>PACT</b> ), Haifa, Israel, September 2016  Onur Kayiran, Adwait Jog, <a href="#">Ashutosh Pattnaik</a> , Rachata Ausavarungnirun, Xulong Tang, Mahmut Kandemir, Gabriel Loh, Onur Mutlu, Chita Das, “ <i>μC-States: Fine-grained GPU Datapath Power Management</i> ”, In Proceedings of the 25th Parallel Architecture and Compilation Techniques ( <b>PACT</b> ), Haifa, Israel, September 2016  Adwait Jog, Onur Kayiran, <a href="#">Ashutosh Pattnaik</a> , Mahmut Kandemir, Onur Mutlu, Ravi Iyer, Chita Das, “ <i>Exploiting Core-Criticality for Enhanced Performance in GPUs</i> ”, In Proceedings of the 42nd ACM International Conference on Measurement and Modeling of Computer Systems ( <b>SIGMETRICS</b> ), Antibes Juan-les-Pins, France, June 2016  Adwait Jog, Onur Kayiran, Tuba Kesten, <a href="#">Ashutosh Pattnaik</a> , Evgeny Bolotin, Nilardish Chatterjee, Steve Keckler, Mahmut Kandemir, Chita Das, “ <i>Anatomy of GPU Memory System for Multi-Application Execution</i> ”, In Proceedings of the 1st International Symposium on Memory Systems ( <b>MEMSYS</b> ), Washington, D.C., October 2015  <a href="#">Ashutosh Pattnaik</a> , Sharad Agarwal, Subhasis Chand, “ <i>A New and Efficient Method for Removal of High Density Salt and Pepper Noise Through Cascade Decision based Filtering Algorithm</i> ”, In Proceedings of the 2 <sup>nd</sup> International Conference on Communication, Computing & Security ( <b>ICCCS</b> ), India, 2012	

TALKS	<p><i>Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities</i> PACT 2016, Haifa, Israel, September 2016</p> <p><i>μC-States: Fine-grained GPU Datapath Power Management</i> PACT 2016, Haifa, Israel, September 2016</p> <p><i>Exploiting Core-Criticality for Enhanced Performance in GPUs</i> SIGMETRICS 2016, Antibes Juan-les-Pins, France, June 2016</p> <p><i>A New and Efficient Method for Removal of High Density Salt and Pepper Noise Through Cascade Decision based Filtering Algorithm</i> - ICCCS 2012, India, October 2012</p>	
TEACHING EXPERIENCE	<p><b>Teaching Assistant</b>, CMPEN 431, Introduction to Computer Architecture <b>Spring 2014</b></p> <p><b>Teaching Assistant</b>, CMPEN 270, Digital Design: Theory and Practice <b>Fall 2013</b></p>	
SKILLS	C/C++, Perl/Bash Scripting, Gem5, GPGPU-Sim, FabScalar, MATLAB, CACTI, GDB	
COURSES @ PENN STATE	<p>Topics in Computer Architecture</p> <p>Computer Networks</p> <p>Operating System Design</p> <p>Approximate Computing</p> <p>Compiler Construction</p>	<p>Applied Statistics</p> <p>Numerical Computations</p> <p>Programming Language Concepts</p> <p>Algorithm Design &amp; Analysis</p> <p>Programming of Many-Core Architectures</p>
COURSE PROJECTS	<p><b>Implementation of a Parallel File System (PFS)</b></p> <ul style="list-style-type: none"> <li>• Implementation of Client-side PFS interface calls and file cache.</li> <li>• Centralized Metadata Manager and multiple File Servers with file striping capability.</li> <li>• Support for concurrent readers and writers (writers work on different file blocks).</li> </ul> <p><b>Evaluating the Energy Cost of Data Movement in GPGPU Applications</b></p> <ul style="list-style-type: none"> <li>• Created micro-benchmarks for evaluating the energy requirements of data movement among the different levels of memory hierarchy in NVIDIA K20m GPU.</li> </ul> <p><b>Implementation and Scalability Study of HPCG on Many-Core Architectures</b></p> <ul style="list-style-type: none"> <li>• Ported and optimized the HPCG v2.4 code for implementation on Intel Xeon Phi coprocessors.</li> </ul> <p><b>AMPEG: Flexible Approximate MPEG decoding for handhelds</b></p> <ul style="list-style-type: none"> <li>• Implemented tuneable parameters for approximation in MPEG decoding for power-constraint handheld devices.</li> </ul>	
UGRAD. RESEARCH	<p><b>Undergraduate Thesis, NIT Rourkela, India</b> <b>Fall 2012 – Spring 2013</b></p> <p><i>Robotic Arm Control Through Human Arm Movement using Accelerometers</i></p> <p><b>Summer Research Intern, IIT Kharagpur, India</b> <b>Summer 2012</b></p> <p><i>Floating-Point and Fixed-Point Implementation of Divide &amp; Conquer SVD Algorithm for Symmetric Tridiagonal Matrices</i></p> <p><b>Research Intern, DRDO, India</b> <b>Winter 2011</b></p> <p><i>Radar Wave Propagation Modeling</i></p>	
SERVICE AND MEMBERSHIPS	<ul style="list-style-type: none"> <li>• Submission Chair, International Conference on Supercomputing (ICS), Turkey, June 2016</li> <li>• Student Member of ACM, IEEE, ACM SIGARCH, ACM SIGMETRICS</li> <li>• On-Behalf Reviewer (Conferences): ISCA, MICRO, HPCA, IPDPS, ICCAD, PPOPP</li> </ul>	
REFERENCES	References are available on request.	