

ELL201 Project Report

Calculator

Ashvath Hari Bhaskar - 2023EE10168

Abdul Haleem Ahmed – 2023MT60069

Aniket Gupta – 2023MT10667

Jayesh Narayanan – 2023EE11048

June 18, 2025

Contents

1	Implementation Methodology	2
1.1	Problem Statement	2
1.2	Implementation Methodology	2
1.3	State Transition diagram	3
1.4	Circuit Diagram for State Transitions	4
2	Verilog Code	5
2.1	Design Code	5
2.2	Testbench Code	6
3	Testbench Waveform	7
4	Verification of Outputs on CPLD Board	9
4.1	CPLD Input and Output Assignments	9
4.2	Test Cases	9
5	Conclusion	10

1 Implementation Methodology

1.1 Problem Statement

To design and implement a Verilog simulation and run on CPLD Hardware a calculator which is capable of doing 3 types of operations namely, addition, subtraction, and multiplication on two 5-bit signed operands, to give a 6-bit output (in case of overflow the extra bits are clipped off).

1.2 Implementation Methodology

The calculator was implemented as a finite state machine with the following design:

1. State Control

- Single state switch advances through all states
- Four states: Operation \rightarrow Input 1 \rightarrow Input 2 \rightarrow Output \rightarrow Operation
- Dedicated reset switch for initialization

2. Operation Selection

- 2-bit encoding: 01=Add, 10=Subtract, 11=Multiply
- Originally planned custom units but used Verilog built-in operators

3. Data Handling

- 6-bit signed integers (-32 to +31) in two's complement
- Same range for both input and output

4. Hardware Constraints

- CPLD had only 64 macrocells total
- Forced to use Verilog built-in arithmetic operators
- Modulo operation completely omitted

5. Verification

- State LEDs used to verify transitions.
- Testbench simulation for all operations.
- Physical testing on CPLD board for all operations.

1.3 State Transition diagram




Figure 1: FSM diagrams corresponding to the design

Prev AB		Input x	Next AB	
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Table 1: State transition table

A\Bx	00	01	11	10
0	0	0	0	1
1	1	1	1	0

Figure 2: K-map for D_A with groupings

The simplified expression for D_A is:

$$D_A = AB' + Ax + A'Bx'$$

A \ Bx	00	01	11	10
0	0	1	1	0
1	0	1	1	0

Figure 3: K-map for D_B with groupings

The simplified expression for D_B is:

$$D_B = x$$

1.4 Circuit Diagram for State Transitions




Figure 4: Circuit Diagram

2 Verilog Code

2.1 Design Code

```
1 module d_flipflop(
2   input D,clk,reset,
3   output reg Q);
4
5   always @(posedge clk)
6   begin
7       if (~reset) begin
8           Q<=0;
9       end
10      else begin
11          Q <= D;
12      end
13  end
14 endmodule
15
16 module calculator(
17   input signed [4 : 0] x,
18   input clk,s,rs,
19   output reg [5 :0] y,
20   output A_out,B_out
21 );
22
23
24 wire Da,Db;
25 reg signed [4:0] In1, In2;
26 reg [1:0] op;
27
28 assign Da = A_out&(~B_out) | A_out&s | (~A_out)&(B_out)&(~s);
29 assign Db = s;
30
31 d_flipflop d1(Da,clk,rs,A_out);
32 d_flipflop d2(Db,clk,rs,B_out);
33
34 always @(*)
35 begin
36     case ({A_out,B_out})
37         2'b00: begin
38             In1 <= 5'b00000;
39             In2 <= 5'b00000;
40             op <= {x[1],x[0]};
41             y <= {x[1],x[0]};
42         end
43         2'b01: begin
44             In1 <= x;
45             y <= x;
46         end
47         2'b10: begin
48             In2 <= x;
```

```

49         y <= x;
50     end
51     2'b11: begin
52         case (op)
53             2'b01: y <= In1 + In2;
54             2'b10: y <= In1 - In2;
55             2'b11: y <= In1*In2;
56         endcase
57     end
58 endcase
59 end
60 endmodule

```

2.2 Testbench Code

```

1 module t_dff();
2     reg clk, s, rs;
3     reg signed [4 :0] in
4     reg signed [5:0] out;
5     wire A_out, B_out;
6     calculator add(in, clk,s,rs,out,A_out,B_out);
7     initial
8     begin
9         $dumpfile("dump.vcd");
10        $dumpvars(1);
11        s=0;
12        rs = 0;
13        clk = 1;
14        #25
15        clk = 0;
16        #25
17        clk = 1;
18        #12
19        s = 0;
20        rs = 1;
21        #10
22        in = 5'b000001;
23        #3
24        clk = 0;
25        #25
26        clk = 1;
27        #12
28        s = 1;
29        #13
30        clk = 0;
31        #25
32        clk = 1;
33        #25
34        in = 5'b00101;
35        clk = 0;
36        #25

```

```

37     clk = 1;
38     #12
39     s = 0;
40     #13
41     clk = 0;
42     #25
43     clk = 1;
44     #10
45     in = 5'b00111;
46     #15
47     clk = 0;
48     #25
49     clk = 1;
50     #25
51     clk = 0;
52     s = 1;
53     #25
54     clk = 1;
55     #25
56     clk = 0;
57     #25
58     clk = 1;
59
60     end
61 endmodule

```

3 Testbench Waveform




Figure 5: Testbench Waveform 0-150ms




Figure 6: Testbench Waveform 150-300ms




Figure 7: Testbench Waveform 300-400ms

4 Verification of Outputs on CPLD Board

4.1 CPLD Input and Output Assignments




Figure 8: Input and Output Assignments

4.2 Test Cases




Figure 9: Addition: $3+13=16$




Figure 10: Subtraction: $14-6=8$




Figure 11: Multiplication: $5 \times 6 = 30$




Figure 12: Subtraction: $-8 - (-9) = 1$




Figure 13: Multiplication: $-11 \times (-2) = 22$

5 Conclusion

We have successfully designed and implemented a fully functional calculator (adder, subtractor, and multiplier) using a CPLD board programmed in Verilog. By utilizing most of the 64 available macrocells in the Quartus software, we maximized the CPLD's logic capacity, demonstrating near-optimal resource efficiency. The design was rigorously validated through manual verification and testbench waveform analysis, confirming correct functionality under all test cases. This project highlights the potential of CPLD-based embedded systems for arithmetic applications while operating within constrained hardware limits.