

Batch: B2 Roll No.: 16010124107

Experiment / assignment / tutorial No. 03

Grade: AA / AB / BB / BC / CC / CD / DD

Signature of the Staff In-charge with date

TITLE: Study of RISC and CISC Architecture

AIM: Understanding RISC and CISC Architecture

Expected OUTCOME of Experiment: (Mentions the CO/CO's attained)

We will learn about the architecture of RISC and CISC

Books/ Journals/ Websites referred:

1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

Reduced Set Instruction Set Architecture (RISC)

Complex Instruction Set Architecture (CISC)

RISC Architecture

1. **Diagram of RISC Architecture:**
2. **Brief Explanation of each component**

3. RISC Processor Instruction Set Examples with explanation (Any 2)

1. ADD (Addition) Instruction:

2. LW (Load Word) Instruction:

□ CISC Architecture

1. Diagram of CISC Architecture:

2. Brief Explanation of each component

3. CISC Processor Instruction Set Examples with explanation (Any 2)


1. MOV (Move):

2. ADD (Addition):

Post Lab Descriptive Questions

Write a tabular comparative analysis of RISC v/s CISC

Conclusion:




→ ADD instruction

- We need 3 variables - 2 source operands and one destination.
- example: $\text{add } a, b, c$
 $a = b + c$
- ADD is a typical ALU instruction in the class of arithmetic & logical operations.
- via www.cc.imperial.ac.uk/pcheung/teaching/EE2-CAS/
- eg. $\text{ADD } A, B, C$ or $\text{ADD } R1, R2, R3$

→ LW (LOAD WORD)

- Copies value stored to destination register
- Signature: $\text{LW}, \$\text{destination}, \text{offset}(\$source)$
- Tells the CPU to take value from source & store it in destination.
- eg. $\text{LW } R1, 100(R2)$


CISC ARCHITECTURE



```

graph TD
    MP[Micro Program Control Memory] <--> CU[Control Unit]
    CU --> IDP[Instruction & Data Path]
    IDP <--> C[Cache]
    C <--> MM[Main Memory]
    
```

- The CU decodes instructions and generates signals
- MPCM keeps track of microinstructions' sequence.
- The buses and registers that carry data & instruction between CPU components are instruction & data path.
- Cache is a small memory near CPU
- main memory is a larger memory that stores main program and data



Date: 03/10/2025