

K. J. Somaiya College of Engineering, Mumbai-77

(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering**



Batch: B2 Roll No.: 16010124107

Experiment / assignment / tutorial No. 03

Grade: AA / AB / BB / BC / CC / CD /DD

Signature of the Staff In-charge with date

TITLE: Study of RISC and CISC Architecture

AIM: Understanding RISC and CISC Architecture

Expected OUTCOME of Experiment: (Mentions the CO/CO's attained)

We will learn about the architecture of RISC and CISC

Books/ Journals/ Websites referred:

- 1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, "Computer Organization", Fifth Edition, TataMcGraw-Hill.
- 2. William Stallings, "Computer Organization and Architecture: Designing for Performance", Eighth Edition, Pearson.
- 3. Dr. M. Usha, T. S. Srikanth, "Computer System Architecture and Organization", First Edition, Wiley-India.

Pre Lab/ Prior Concepts:

Reduced Set Instruction Set Architecture (RISC)

Complex Instruction Set Architecture (CISC)

RISC Architecture

- 1. Diagram of RISC Architecture:
- 2. Brief Explanation of each component



3.

RISC Processor Instruction Set Examples with explanation (Any 2)



K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)

Department of Computer Engineering


	1.	ADD (Addition) Instruction:				
	2.	LW (Load Word) Instruction:				
		CISC Architecture				
1.		Diagram of CISC Architecture:				
2.		Brief Explanation of each component				
3.	1.	CISC Processor Instruction Set Examples with explanation (Any 2) MOV (Move):				
	2.	ADD (Addition):				
Post Lab Descriptive Questions						
Write a tabular comparative analysis of RISC v/s CISC						
Co	ncl	usion:				



K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidvayihar University)









K. J. Somaiya College of Engineering, Mumbai-77 (A Constituent College of Somaiya Vidyavihar University)



Department of Computer Engineering

-7	ADD instruction
- 17	we need 3 variables - 2 source eponands and me
	destination.
	example: add as he c
	a = 6+6
	ADD is a symical ALU instruction in the class of
	area nete k togical operations.
Die.	- VIa WWW. le imperial ac. nh / gehoung /teaching / E = 2 - CAS/
1	19 ADD A, 6, C on ADD RI, RL, K3
1 100	LW (LOAD WORD)
1	copils value stored to destination register
	Signature: ew, & destination, effect (\$ course)
of the Real	Telle the con to take value from source & store it in destination.
	ey . LW RI , 100 (R2)
	CISC ARCHITECTURE
1	- parasina man sant har men santage
	CONTROL . INSTRUCTION X
	DATA PATH
	\$ - 1,00 a
2.00	MICRO PROGRAM + 1
	CONTROL MEMORY [CACHE]
	THE REAL PROPERTY OF THE PARTY
- 701-	The co decodes instructions a MAIN MEMORY
	and generates eigents
4	MPCM keeps track of microinstructions' requerce.
	The busice and registers that carry data kinstruction
- 1	uturen con components are intraction & data path.
4	Cache Miss a smell memory near clu
No.	main memory is a larger memory that stores
- 0/A-	
n	rain program and data
A.A.	The table to be a series of
EN A	The deciment star was public - or the







		Q==O	
	to memory &1 . X copies variable &	regies contents of a segister to regisks he	
	The ADP sommand a sesself. adds the some operand and stores the	eds 2 eperands & stars-the co aperand and destination present in destination	
	- add the value in result neglaces value	reg BX to value in AX.	
-	RISC Small and simple	Large and complex	
- C	Fixed length instruction 1 cycle / instruction	Variable length instruction Mutiple eyeles/instruction Smaller code size	
	Simple handware eg - RISC-V, MIPS	Complex hardware 19 - x86, INTEL 80386	
	Conclusion - RISC and CISC and the total		
1	speed with fewer instructions for	netions. CISC focuses on	

Date: 03/10/2025