Leveraging eSim for Switched Model Simulation of Control PWM Circuits in DC-DC Power Converters


Ashwini Kumar
Electronics and Communication Engineering
Vellore Institute of Technology
Vellore, India
ashwini.kumar200209@gmail.com


Abstract:

This paper focuses on two prominent modeling techniques for switch mode DC/DC power converters: between (a) the average model and (b) the switched model. The general case of the regular model uses the constant changing of the voltages or currents to that of the average switched model, which applies them for the fractional part of the commutation period. Here I will look into the switched model technique and its application in integrating power switches layout. The simulation model is designed using eSim simulation software, which acts as a powerful environment for circuit simulations and analysis. eSim being the link between the abstract circuit design and the practical implementation, the designers can shortcut the design process. This way, when surprises pop up, they can manage them. Modelling and simulation methods will be applied on popular control PWM Integrated Circuits UC 1525 and UC 1846. Different elements, including the oscillator, error amplifier, and comparator are designed and simulated with subcircuits.

Circuit Diagram:

UC1525 subcircuit oscillator:






Netlist generated from eSim:

* /home/ashwini/downloads/esim-2.3/library/subcircuitlibrary/ucosc/ucosc.cir

```
.include PNP.lib
.include NPN.lib
q2 net- q2-pad1 net- q2-pad2 net- q10-pad3 Q2N2907A
q3 net- q2-pad2 net- q2-pad2 net- q10-pad3 Q2N2907A
q5 net-_q5-pad1_ net-_q2-pad1_ net-_q2-pad2_ Q2N2907A
q7 net-_q7-pad1_ net-_q7-pad1_ net-_q10-pad3_ Q2N2907A
q9 net- q16-pad1 net- q7-pad1 net- q10-pad3 Q2N2907A
q10 net-_q10-pad1_ net-_q10-pad2_ net-_q10-pad3_ Q2N2907A
q12 net-_q10-pad2_ net-_q10-pad2_ net-_q10-pad3_ Q2N2907A
q8 net-_q7-pad1_ net-_q5-pad1_ net-_i1-pad2_ Q2N2222
q11 net- q10-pad2 net- q11-pad2 net- i1-pad2 Q2N2222
q13 net- q13-pad1 net- q13-pad2 net- i1-pad1 Q2N2222
q14 net- q13-pad1 net- c2-pad2 net- i1-pad1 Q2N2222
q15 net-_q10-pad1_ net-_q10-pad1_ net-_i1-pad1_ Q2N2222
q16 net- q16-pad1 net- q10-pad1 net- i1-pad1 Q2N2222
q17 net-_q10-pad3_ net-_c2-pad1_ net-_q17-pad3_ Q2N2222
q1 net- c1-pad2 net- q1-pad2 net- i1-pad1 Q2N2222
q4 net-_c1-pad2_ net-_c1-pad1_ net-_q1-pad2_ Q2N2222
q6 net- i1-pad1 net- q6-pad2 net- c1-pad1 Q2N2907A
r6 net- q11-pad2 net- q13-pad1 2k
r8 net-_q11-pad2_ net-_i1-pad1__14k
r7 net-_q10-pad3_ net-_q11-pad2_ 7.4k
r9 net- c2-pad2 net- c2-pad1 25k
```

```
c2 net- c2-pad1 net- c2-pad2 6p
r10 net- q17-pad3 net- i1-pad1 3k
il net- il-padl net- il-pad2 dc 0.4m
r3 net- c1-pad1 net- q6-pad2 23k
c1 net-_c1-pad1_ net-_c1-pad2_ 5p
rl net- ql-pad2 net- il-pad1 1k
r5 net- r5-pad1 net- q13-pad2 2k
r2 net- q5-pad1 net- i1-pad1 1k
r4 net- q6-pad2 net- r4-pad2 250
* u1 net- i1-pad1 net- q10-pad3 net- c1-pad2 net- q2-pad1 net- q5-pad1 net- r5-pad1 net-
r4-pad2 port
.tran 0e-00 0e-00 0e-00
* Control Statements
.control
run
print allv > plot data v.txt
print alli > plot data i.txt
* /home/ashwini/esim-workspace/uc1525osc1/uc1525osc1.cir
.include ucosc.sub
x1 net- x1-pad1 net- x1-pad2 net- r2-pad2 net- r1-pad2 outr net- x1-pad2 outt ucosc
v1 net- x1-pad2 gnd dc 12
v2 gnd net-_x1-pad1_ dc 12
rl gnd net- rl-pad2 7k
r2 outr net- r2-pad2 10k
c1 outr gnd 0.05u
* u2 outt plot v1
* u1 outr plot v1
.tran 0.1e-06 4e-03 0e-00
* Control Statements
.control
run
print allv > plot data v.txt
print alli > plot data i.txt
plot v(outt)
plot v(outr)
.endc
.end
.endc
.end
```

UC1525 subcircuit error amplifier:





Netlist generated from eSim:


```
* /home/ashwini/eSim-Workspace/uc1525_error_amplifier/
uc1525_error_amplifier.cir
* EESchema Netlist Version 1.1 (Spice format) creation date: Mon May 13 14:29:53
2024
* To exclude a component from the Spice Netlist add [Spice Netlist Enabled] user
FIELD set to: N
* To reorder the component spice node sequence add [Spice Node Sequence]
user FIELD and define sequence: 2,1,0
* Sheet Name: /
Q3 Net-_Q2-Pad1_ Net-_Q3-Pad2_ Net-_Q1-Pad1_ eSim_PNP
Q4 Net-_Q3-Pad2_ Net-_Q3-Pad2_ Net-_Q1-Pad1_ eSim_PNP
Q1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_I1-Pad2_ eSim_NPN
Q2 Net-_Q2-Pad1_ Net-_Q2-Pad2_ Net-_I1-Pad2_ eSim_NPN
Q5 Net-_C1-Pad2_Net-_Q2-Pad1_Net-_Q3-Pad2_eSim_PNP
I1 GND Net-_I1-Pad2_ dc
I2 GND Net-_C1-Pad2_ dc
U1 GND Net-_C1-Pad2_ zener
v2 Net-_Q1-Pad1_ GND DC
v1 Net-_Q2-Pad2_ Net-_Q1-Pad2_ sine
R1 out GND 100k
C1 out Net-_C1-Pad2_ 100u
.end
```

Result:


UC1525B Oscillaor circuit result screen-shot







UC1525B error amplifier bode plot



References:

- [1] SWITCHED MODEL OF CONTROL CIRCUITS-FOR DC-DC SWITCHING CONVERTERS: APPLICATION TO INTEGRATED CIRCUITS UC1525 AND UC1846. Alfonso Lago, Carlos M. Pefialver, Jeslis Cea. Dpto. Tecnologia Electrónica. E.T.S.I.I. Universidad de Vigo. Lagoas-Marcosende, g. Apartado Oficial. 36200-VIGOSPAIN.
- [2] <u>esim.fossee.in > circuit-simulation-projectTo study of High & Low frequency response of FET esim.fossee.in</u>
- [3] https://github.com/FOSSEE/eSim