Team Details

Team Name: PIXELS

SR. NO	ROLE	NAME	ACADEMIC YEAR
1	**Team Leader**	Ravi Tanuja	2nd Year
2	Member 1	Nadimpalli Vanisha	2nd Year
3	Member 2	Yadagiri Navadeep Saran	2nd Year
4	Member 3	Tatikole Ashwini	2nd Year

COLLEGE NAME

Vallurupalli Nageswara Rao Vignana Jyothi Institute of Engineering and Technology

TEAM LEADER CONTACT NUMBER

+91 8328336142

TEAM LEADER EMAIL ADDRESS

tanujaravi9@gmail.com

Problem Statement Addressed

Edge-AI based defect classification system for semi conductor wafer/die images

•**Defect Types**: Semiconductor wafers contain multiple defect classes—shorts, opens, bridges, vias, scratches, cracks, and LER that impact product quality.
•**Current Limitation**: Manual visual inspection by human operators is time-consuming, inconsistent, and prone to human error.
•**Quality Impact**: Missed defects during inspection lead to faulty products reaching customers, causing warranty claims and brand reputation damage.
•**Industry Criticality**: Semiconductors are essential for electronics, IoT, automotive, and AI applications—quality failures have cascading effects.
•**Production Bottleneck**: Manual inspection creates delays in manufacturing workflow, reducing throughput and increasing operational costs.
•**Need for Automation**: Requires an automated, AI-powered defect detection system delivering high accuracy with real-time processing on manufacturing floors.

Idea Description -

Edge-optimized AI model automatically classifies semiconductor wafer defects in real-time.

KEY CONCEPT & APPROACH

Developing a lightweight, transfer learning-based CNN model that automatically classifies semiconductor wafer defects into multiple categories and is optimized for real-time edge deployment via ONNX format with minimal computational overhead.

SOLUTION OVERVIEW

An edge-optimized AI defect classification system that utilizes transfer learning (MobileNetV2/EfficientNet-Lite) to automatically detect and categorize semiconductor wafer defects in real-time (<100ms inference, <10MB model size), replacing slow manual inspection with accurate, scalable automated quality control directly on manufacturing equipment.

Proposed Solution

Deep learning CNN model for automated semiconductor wafer defect detection, optimized for edge deployment with real-time inference.

We propose an Edge-AI–based defect classification system using lightweight deep learning to automatically identify wafer defect patterns from semiconductor inspection images. The solution is optimized for fast, low-memory inference suitable for edge deployment in manufacturing environments.

Dataset Plan:

Total images planned/current: 902
No. of classes: 9
Class list: centre + donut+ edge_local+ edge_ring + local+ near_full + scratch + Clean + Other
Class balance plan: 95~100 images per class
Train/Val/Test split: 70/15/15
Image type: Grayscale
Labeling method/source: public dataset (WM-811K-Kaggle)

Technology & Feasibility/Methodology Used

A lightweight MobileNetV2 model is trained using transfer learning on a public semiconductor wafer dataset and evaluated using accuracy, precision, recall, and a confusion matrix on the test set.

Model details:

Architecture: MobileNetV2(CNN Based)
Training approach: Transfer learning
Input size: 224 x 224 x 3
Model size: 8~10 MB
Framework: TensorFlow

Metrics on your test split:

Accuracy: 56.2%
Precision/Recall: 89.66%/18.84%
Confusion Matrix: image

Artifacts & Links

GitHub Repository

https://github.com/Vanisha-18/semiconductor-defect-classification-iesa/blob/main/README.md

Prototype / Simulation Video

https://drive.google.com/file/d/1y5nxn6VcBD1EtCFvruToo5sBaaVJ7PIj/view?usp=drivesdk

Dataset ZIP link

https://www.kaggle.com/datasets/muhammedjunayed/wm811k-silicon-wafer-map-dataset-image

ONNX model link

https://drive.google.com/file/d/1u98LHivLMBJcuFYL4UwksVabcNCRoo2R/view?usp=sharing

Results report link

https://github.com/Vanisha-18/semiconductor-defect-classification-iesa/commit/de4851258f7fdf0d3f8bcb28e573cea1887b992a

Research and References

Research & References

1. M. Junayed, WM-811K Silicon Wafer Map Dataset, Kaggle, 2019. [Online]. Available: Kaggle Dataset Repository.

2. MixedWM38 Wafer Defect Dataset, Kaggle/GitHub. [Online]. Available: Public mixed-type wafer defect dataset repository.

3. X. Chen, Semiconductor Wafer Defect Classification, GitHub Repository. [Online]. Available: https://github.com/iamxichen/Semiconductor-Wafer-Defect-Classification