Verification Report

Bug Info:

1. Bug Report: Premature Assertion of rinc - Resolved by Changing wdata Transfer to Non-blocking

Bug Details:

- Bug Identification: Premature Assertion of rinc
- Issue Type: Timing Violation
- Severity: Moderate Bug Description:

1. Symptoms:

- Premature assertion of rinc observed in certain simulation scenarios.
- Violation of the expected timing relationship between rinc and the availability of rdata.

2. Root Cause:

- Identified Cause: Sending wdata in Blocking Format during assignment.
- Nature of the Issue: Blocking wdata assignment leading to premature assertion of rinc.

Technical Analysis:

1. Blocking wdata Assignment:

- The use of blocking wdata assignment introduces delays in the completion of the write operation.
- Premature assertion of rinc occurs before rdata is available, violating the expected timing.

2. Verification Adjustment:

• Change the wdata assignment mechanism to a non-blocking format for faster completion.

Resolution:

1. Solution:

• Modify the wdata assignment mechanism from blocking to non-blocking.

• This adjustment ensures that rinc is asserted only after the availability of rdata, aligning with the expected timing.

2. Bug Report: Incorrect UVM Hierarchy Due to Missing Parent Assignment in Sequencer Class

Bug Details:

Bug Identification: Incorrect UVM Hierarchy

· Issue Type: Hierarchy Assignment

· Severity: Low

Bug Description:

1. Symptoms:

- Incorrect UVM hierarchy observed in the simulation environment.
- Components not organized as expected in the UVM hierarchy.

2. Root Cause:

- Identified Cause: Missing parent assignment during component creation.
- Nature of the Issue: The absence of the parent assignment resulted in an incorrect UVM hierarchy.

3. Solution:

3. Bug Report: Early Simulation Completion Before Full Reception of rdata

Bug Details:

- Bug Identification: Simulation Completing Prematurely.
- Issue Type: UVM Phase Mismanagement
- Severity: Medium Bug Description:

1. Symptoms:

- The simulation is completing before all rdata transactions are fully received.
- The **drop_objection** in the test file is not called at the appropriate time.
- The objection might be dropped too early or too late in the test phase.
- This is causing simulation to complete before all the rdata is received.

2. Root Cause:

- Identified Cause: Misplacement of drop_objection in the test file.
- Nature of the Issue: The objection is not being dropped at the expected UVM phase.

3. Solution:

After adding wait resolved the issue.

```
40 //-----
                -----
    //Run Phase
42
    //-----
    task run_phase (uvm_phase phase);
43
44
     super.run_phase(phase);
      `uvm_info("TEST_CLASS", "Run Phase!", UVM_HIGH)
45
46
47 //logic
48
     phase.raise objection(this);
49
      //drv.reset();
50
51
     //start our sequences
52
     //reset seq
53
     reset_seq = fifo_base_sequence::type_id::create("reset_seq");
54
     reset seq.start(env.agnt.seqr);
55
56
       //test_seq
57
       test_seq = fifo_test_sequence::type_id::create("test_seq");
58
       test_seq.start(env.agnt.seqr);
59
60
     wait(env.agnt.mon.done==1);
61
         phase.drop_objection(this);
62
63
64
65
66
    endtask: run phase
67
```

4. Bug Report: Scoreboard Write and Read Timing Mismatch

Bug Details:

• Bug Identification: Scoreboard Timing Mismatch

Issue Type: Data Timing Synchronization

· Severity: Medium

Bug Description:

1. Symptoms:

- Timing mismatch observed between write (wdata) and read (rdata) operations in the scoreboard.
- Incorrect comparison results due to asynchronous write and read timings.

2. Root Cause:

- Identified Cause: Discrepancy in the timing of writing and reading data in the scoreboard.
- Nature of the Issue: Asynchronous timing of wdata and rdata operations leading to comparison mismatches.

3. Solution:

- Ensure synchronization of write (wdata) and read (rdata) timings in the scoreboard.
- Implemented a mechanism to push wdata into the FIFO at the rising edge of wclk and pop rdata from the FIFO at the rising edge of rclk and when rinc is enabled resolved this issue.

5. Bug Report: Mismatch in rdata due to DQ Error

Bug Details:

Bug Identification:

Issue Type: Data Mismatch

Severity: Medium

• Frequency: Once in 20 Test Cases **Bug Description**:

1. Symptoms:

- Mismatch observed in the rdata between two consecutive states (n and n+1).
- rdata reads the same value in both states when it should be different.

2. Root Cause:

- Identified Cause: Data Queue (DQ) error where rinc is not enabled when the clock is active.
- Nature of the Issue: The absence of **rinc** during clocking resulted in a data miss in the FIFO.

3. Solution

- Enable rinc with a non-blocking assignment during clocking to ensure synchronized read operations.
- This resolves the DQ error and ensures that rdata is read when rinc is active.

6. Bug Report: Unique ID Generation Issue

Bug Details:

Bug Identification:

Issue Type: Unique ID Generation

Severity: Low

Frequency: Occurred in Randomized Test Cases Bug Description:

1. Symptoms:

- Continuous generation of unique IDs for consecutive direct test cases.
- Again Reset and regeneration of unique IDs from 0 in randomized test cases.
- Different values for the same **uniq id** in randomized test cases.

2. Root Cause:

- Identified Cause: Directly modifying uniq_id in the packet caused unexpected behavior during randomized test cases.
- Nature of the Issue: The uniq_id was not maintained consistently, leading to discrepancies.

3. Solution:

- Maintain a separate variable to store the uniq_id and pass this variable to both the sequence and update the actual pkt.uniq_id afterward.
- This ensures consistent handling of uniq_id across direct and randomized test cases.

7. Bug Report: Simulation Looping Due to Mismatched Inputs

Bug Details:

Bug Identification:

Issue Type: Simulation Looping

Severity: Medium

Frequency: Occurred when Actual Inputs Exceeded Expected Inputs

Bug Description:

1. Symptoms:

- Continuous looping of the simulation.
- The simulation did not complete within the expected time frame.
- Logs or warnings indicating a mismatch between actual inputs and expected inputs.

2. Root Cause:

- Identified Cause: The actual inputs provided to the testbench exceeded the expected inputs, causing a loop in the simulation.
- Nature of the Issue: Testbench expected a certain number of inputs, but the actual stimuli provided were more than anticipated.

3. Solution:

- Increase the expected inputs in the testbench to accommodate the actual inputs provided.
- Ensure that the testbench can handle a larger set of inputs without entering an infinite loop.

8. Bug Report: Unhandled 'X' and 'Z' Values in Testbench Inputs

Bug Details:

Bug Identification:

Issue Type: Unhandled 'X' and 'Z' Values

- Severity: Medium
- Frequency: Detected When 'X' and 'Z' Values Were Present in Inputs Bug

Description:

1. Symptoms:

- Testbench did not handle 'X' (unknown) and 'Z' (high impedance) values in inputs.
- Simulation results may have inconsistencies due to unhandled 'X' and 'Z' values.

2. Root Cause:

- Identified Cause: 'X' and 'Z' values in inputs were not handled explicitly in the testbench.
- Nature of the Issue: Unhandled 'X' and 'Z' values could lead to unexpected behavior and inaccuracies in simulation results.

3. Solution:


- Explicitly handle 'X' and 'Z' values in the testbench while scanning the trace file.
- Add assertions to detect 'X' and 'Z' values and report errors for investigation.

Coverage Info:

```
Covergroup Coverage:
                      1
9
                            na
                                  na 100.00%
  Covergroups
    Coverpoints/Crosses 9
Covergroup Bins 30
                             na
                                    na
                                        na
                           na na na
30 0 100.00%
______
Covergroup
                                   Metric
                                          Goal
                                                  Bins Status
                                   100.00% 100 -
TYPE /async_fifo1_tb_uvm/fifo_coverage
                                                        Covered
                                  30 30
0 30
100.00% 100
                                   30
  covered/total bins:
  missing/total bins:
  % Hit:
```



Waveform:



Transcript:

```
# UMM_INFO SCENERARCA.10(5) 0 59: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 46, Actual: 46, Uniq.16: 3
# UMM_INFO SCENERARCA.10(5) 0 81: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 47, Actual: 47, Uniq.16: 3
# UMM_INFO SCENERARCA.10(5) 0 81: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 49, Actual: 48, Uniq.16: 1
# UMM_INFO SCENERARCA.10(5) 0 87: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 49, Actual: 48, Uniq.16: 1
# UMM_INFO SCENERARCA.10(5) 0 87: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 49, Actual: 48, Uniq.16: 1
# UMM_INFO SCENERARCA.10(5) 0 87: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 49, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 87: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS Expected 19, Actual: 40, UNIQ.16: 1
# UMM_INFO SCENERARCA.10(5) 0 205: UML_INST.LIDO.EDM.ASQ (SCOREADAD) PASS
```