Group 24

<u>Gorantla Thoyajakshi – 21CS10026</u>

Ashwin Prasanth – 21CS30009

Computer Organization and Architecture Lab

VERILOG Assignment 3, Question 1

 We made eight different modules for all the required operations in the ALU.


Operator modules:

- To implement adder module, we created a 4bit carry look ahead adder and cascaded two such units to get the sum of the 8-bit inputs.
- To implement subtractor module, we initially complemented the second input and then added it to the first input using the adder module.
- To implement move module, we took an 8-bit input and assigned it to result.
- To implement **leftshift** module, we took an 8-bit input and assigned the result to the input left-shifted by 1.
- To implement **rightshift** module, we took an 8-bit input and assigned the result to the input right-shifted by 1.
- To implement **and** module, we took two 8-bit inputs and assigned the result to the bitwise and of the inputs.
- To implement **or** module, we took two 8-bit inputs and assigned the result to the bitwise or of the inputs.
- To implement **not** module, we took an 8-bit input and assigned the result to the bitwise not of the input.


ALU module:

- In the top-level module, **ALU**, we instantiate all the operator modules and assign a parameter to each of the operation after which we use case switch to implement the corresponding module depending upon the input "func" and get the according result.
- The detailed schematic diagrams of each module along with the overall ALU is attached below (in the next pages)


Adder Module:



8-bit adder:



Subtractor Module:




Move Module:



Leftshift & Rightshift Modules:



And, Not & or Modules: - AND, NOT & OR are done for each bit, but for simplicity, is represented as a whole



ALU Module:

