Group 24

Gorantla Thoyajakshi - 21CS10026 Ashwin Prasanth - 21CS30009 Computer Organization and Architecture Lab Verilog Assignment 7 - Part 1

- We instantiated modules to support the following ALU operations:
 - ADD (Addition)
 - SUB (Subtraction)
 - AND (Bitwise And)
 - OR (Bitwise Or)
 - XOR (Bitwise Xor)
 - NOT (Bitwise Not of first input)
 - SLA (Arithmetic Left Shift)
 - SRA (Arithmetic Right Shift)
 - SRL (Logical Right Shift)
- Shift instructions were implemented as follows:
 - There is an optional 5 bit 'shamt' input
 - If 'shamt' is zero, then the shift amount is LSB of the 2nd input
 - Else, the shift amount is 'shamt'
- Additionally, 4 bits are used to specify the required operation ('funct')
- Depending on the 'funct', using a 'case' block, the necessary output is obtained

