## <u>Group 24</u> <u>Gorantla Thoyajakshi - 21CS10026</u> <u>Ashwin Prasanth - 21CS30009</u>

## Computer Organisation and Architecture Lab

## Verilog Assignment 4

- We made three modules, booth, adder and subtractor
- In the module booth, Multiplicand and multiplier(both 8-bits) (M,Q)are taken as inputs along with clock and output the final multiplication result(16-bits). Three intermediate registers,A, Q\_reg and Q\_1(which is assumed to be the Q-1) are initialized to 8-bit zeros, Q and zero respectively respectively. We instantiated adder, subtractor and shifter and then used them according to the Booth's multiplication algorithm as described below
  - $-(Q0Q-1) == 00 \parallel 11$ , then do arithmetic right shift to (A.Q reg.Q 1).
  - (Q0Q-1) == 01, then update A->A+M and then do arithmetic right shift to  $(A.Q\_reg.Q\_1)$ .
  - (Q0Q-1) == 10, then update A->A-M and then do arithmetic right shift to  $(A.Q\_reg.Q\_1)$ .

After repeating the above steps 8 times (n times for a multiplier of n-bits), the final 16 bits of (A.Q\_reg.Q\_1) without the LSB is the output. To perform the arithmetic right shift, these steps were performed:

- $A = \{A[7], A[7:1]\}$
- Q\_reg= {A[0],Q\_reg[7:1]}
- $Q_1 = Q_{reg}[0]$
- To implement adder module, we created a 4bit carry look ahead adder and cascaded two such units to get the sum of the 8-bit inputs

-	To implement the <b>subtractor</b> module, we initially complemented the second input and then added it to the first input using the adder module.