


ARCHITECTURE



☐ Buffering (FIFO)

☐ Decode / dispatch

☐ Compute (ALU, regfile)

☐ Physical UART framing