

Figure 4.9 3-to-8 decoder.




Figure 4.9 3-to-8 decoder.





Figure 9-14a: A 4-to-10 Line **Decoder**

Outputs

(a) Logic diagram


Roth Textbook




(a) Functional block diagram Figure 4.10 74'138 decoder.

		Ir	iputs			Outputs							
E_1	E ₂	E ₃	A ₂	A_1	A_0	Z_0	Z_1	Z_2	Z_3	Z_4	Z_5	Z_6	$\overline{Z_7}$
H	X	X	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
X	H	\mathbf{X}^{\cdot}	X	X	X	H	Н	H	Н	· H	Н	Н	Н
X	X	L	X	X	X	Н	Н	H	Н	H	Н	Н	Н
L	L	Н	L	L	L	L	H	H	Н	Н	Н	Н	Н
L	L	H	L	L	Н	Н	L	H	H	Н	Н	Н	Н
L	L	H	L	H	L	Н	H	L	Н	Н	Н	H	Н
L	L	H	L	H	H	Н	H	H	L	Н	Н	Н	Н
L	L	Н	H	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	L	H	H	L	H	Н	H	Н	H	Н	L	Н	Н
L	L	Н	H	H	L	Н	H	Н	Н	Н	Н	L	Н
L	L	H	Н	H	Н	H	H	H	H	Н	H	Н	L


⁽b) Voltage table





(c) Functional block diagram

4-to-16 decoder



(a) A 7-segment display







Figure 4.11 BCD-to-7-segment decoder.





(c) Use of RBI and RBO in a cascade of 7-segment displays

Figure 4.12 74'47 and 74'48 BCD-to-7-segment decoders.




(a) Functional block diagram

Figure 4.13 8-to-3 encoder.

Io	I ₁	I ₂	I_3	I4	I ₅	16	I ₇	C ₂	C_1	C_0
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

(b) Truth table



				Input	s		O	utput	s				
EI	0	1	2	3	4	5	6	7	A ₂	A ₁	A_0	GS	EO
Н	Х	Х	Х	Χ	X	X	X	X	Н	Н	Н	Н	H
L	Н	Н	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	X	L	Н	H	H	H	Н	L	L	L	H
L	X	X	L	H	H	Н	H	Н	Н	L	H	L	H
L	X	L	Н	H	H	H	H	H	Н	H	L	L	H
L	L	Н	Н	H	H	H	H	Н	Н	H	Н	L	H

(a) Functional block diagram

(b) Voltage table

				Inpu	ts	O	utput	is.					
EI	0	1	2	3	4	5	6	7	A ₂	A ₁	A_0	GS	EO
0	Х	X	X	X	X	Х	Х	X	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	1
1	X	X	X	X	X	X	X	1	1	1	1	1	0
1	X	X	X	X	X	X	1	0	1	1	0	1	0
1	X	X	X	X	X	1	0	0	1	0	1	1	0
1	X	X	X	X	1	0	0	0	1	0	0	1	0
1	X	X	X	1	0	0	0	0	0	1	1	1	0
1	X	X	1	0	0	0	0	0	0	1	0	1	0
1	X	1	0	0	0	0	0	0	0	0	1	1	0
1	1	0	0	0	0	0	0	0	0	0	0	1	0

(c) Truth table

Figure 4.14 74'148 priority encoder.






Figure 4.15 N-input switch.



(a) Functional block diagram

Figure 4.16 Four-input multiplexer.

4-input MUX $Z = \overline{S}_1 \overline{S}_0 I_0 + \overline{S}_1 S_0 I_1 + S_1 \overline{S}_0 I_2 + S_1 S_0 I_3$




(a) Functional block diagram

(b) Voltage table


$$Z = E(\overline{S}_2\overline{S}_1\overline{S}_0I_0 + \overline{S}_2\overline{S}_1S_0I_1 + \overline{S}_2S_1\overline{S}_0I_2 + \overline{S}_2S_1S_0I_3 + S_2\overline{S}_1\overline{S}_0I_4 + S_2\overline{S}_1S_0I_5 + S_2S_1\overline{S}_0I_6 + S_2S_1S_0I_7)$$

(c) Logic equation

Figure 4.17 74'151 MUX.



(a) N-output switch




(b) Functional block diagram

D	Sı	S_0	\mathbf{z}_{0}	\mathbf{Z}_{1}	Z_2	Z_3
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	l	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
			•			

(c) Truth table

Figure 4.21 Demultiplexer.



(a) Functional block diagram

		Inp	outs		Outputs								
E	E_2	E ₃	A ₂	A_1	A ₀	Z_0	Z_1	Z_2	Z_3	Z_4	Z_5	Z_6	Z_7
Н	X	X	X	X	X	Н	Н	Н	H	Н	Н	Н	Н
X	H	X	X	X	X	Н	H	H	H	H	Н	H	Н
X	X	L	Х	X	X	Н	H	H	Н	H	H	H	Н
L	L	Н	L	L	L	L	Н	H	Н	H	Н	H	H
L	L	H	L	L	H	Н	L	H	Н	H	H	Н	H
L	L	H	L	H	L	Н	Н	L	Н	H	H	Η.	H
L	L	H	L	H	H	Н	H	Н	L	Н	Н	Н	H.
L	L	H	Н	L	L	Н	Н	H	Н	L	H	Н	Н
L	L	Н	Н	L	Н	Н	Н	H	Н	H	L	Н	Н
L	L	Н	Н	H	L	Н	H	Н	Н	H	Н	L	Н
L	L	Н	Н	H	Н	Н	H	H	H	H	H	H	L

(b) Voltage table

Ena	ble	Data	Se	lectio	on				Out	puts			
E ₂	E ₃	E ₁	A ₂	A ₁	A ₀	Z_0	Z_1	Z_2	Z_3	Z ₄	Z ₅	Z_6	Z ₇
X	X	0	·X	X	Χ	0	0	0	0	0	0	0	0
0	X	X	Х	X	X	0	0	0	0	0	0	0	0
X	0	X	X	X	X	0	0	0	0	0	0	0	0
1	1	1	0	0	0	1	0	0	0	0	0	0	0
1	1	1	0	0	1	0	1	0	0	0	0	0	0
1	1	- 1	0	1	0	0	0	1	0	0	0	0	0
1	1	1	0	1	1	0	0	0	1	0	0	0	0
1	1	1	1	0	0 .	0	0	0	0	1	0	0	0
1	1	1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	1	1	0	0	0	0	0	0	0	1

(c) Truth table

Figure 4.22 74'138 DEMUX.







Figure 4.18 Using MUXs for data selection.



(a) Functional block diagram



(b) Voltage table



(c) Use of a three-state device for data selection

Figure 4.19 Three-state logic element.

74	'253		
 I ₀			
 I ₁			
 I ₂		z	
 I ₃			
 $E_0 S_1$	S ₀		
Ì	1		


Select inputs	Data i	nputs	Output enable	Output
S_1 S_0	I ₀ I ₁	I ₂ I ₃	E ₀	Z
X X	X X	X X	Н	(Z)
L L	L X	$\mathbf{X} \mathbf{X}$	L	L
LL	H X	$\mathbf{X} \mathbf{X}$	L	H
L H	X L	X X	L	L
L H	ХН	X X	L	Н
H L	X X	L X	L	L
H L	X X	H X	L	H
H H	\mathbf{X} \mathbf{X}	X L	L	L
н н	x x	х н	L	Н

Where (Z) is a high impedance

(a) Functional block

(b) Voltage table

Figure 4.20 MUX with three-state outputs.



(c) Functional block diagram of a 16-input MUX




Figure 4.20 (cont.)




Figure 4.7 2-bit magnitude comparator.




Figure 4.7 2-bit magnitude comparator.




Figure 4.7 2-bit magnitude comparator.

		Compari	ng inputs			Cascading inp	outs		Outputs	
	A ₃ , B ₃	A ₂ , B ₂	A_1, B_1	A ₀ , B ₀		N (A < B).IN		(A > B)		(A = B)
	$A_3 > B_3$	X	Х	Х	Х	X	Х	Н	L	L
	$A_3 < B_3$	X	X	X	X	X	Χ .	L	Н	L
	$A_3 = B_3$	$A_2 > B_2$	X	X	x	X	X	Н	L	L
	$A_3 = B_3$	$A_2 < B_2$	X	X	X	x	X	L	H	L
	$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	х	X	x X	Н	L	L
	$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	X	X	X	L	Н	L
	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	х	X	x	Н	L	L
	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	x	L	H	L L
	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	• 0	Н	L	L	Н	L	L
74'85	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	H	L	L	Н	L
4/ 1	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	• •	X	X	н	L	L	Н
$\begin{array}{c} A_3 - A_0 \\ A \end{array} \qquad (A > B)$	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$		H	Н	L	L	L	L
B_3-B_0	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	H	Н	L
$(A > B).IN \qquad (A = B)$. (b) Voltage	table				
(A = B) IN			41.							
$(A < B).IN \qquad (A < B)$	_		4/	4/		4/	4/			
(A \ B).III			A7-A4	B ₇ -B ₄		A ₃ -A ₀	B ₃ -B ₀			
(a) Functional block diagram		-	\rightarrow	\undersignarray		\	1			
(a) a minimum of our diagram			A ₃ -A ₀	B ₃ -B ₀		A ₃ -A ₀ I	$B_3 - B_0$			
	_ ((A > B)	R)	(A > B). IN →				(A > B).IN	1	
		(A)	D)	(A > B). IN	(A 2	> B) (A	A > B).IN		- - F	F(L)
	((A = B)	B) 74'85	(A = B). IN	(, _	B) 74'85 (A = D) D)	(A = B).IN	ı _	
			D) 14 03	(A - B). IIV	(A-	· D) /4 65 (A = B).IN		ı	(H)
	4 ((A < B)	B) ((A < B). IN	(A <	< B) (A < B).IN	(A < B).IN		(L)
					(/*	(.	A \ D).IIV		<u> </u>	(L)
].									
	L	· · · · · · · · · · · · · · · · · · ·			···					
				(c) 8-bit ma	gnitude co	mparator				

Figure 4.8 74'85 magnitude comparator.