The first step we took in the beginning of the project was to decide on which implementations we will focus. We used the official RISCV website to get a list of some of the implementations exist, and then we explored each of the implementations.

For each implementation, we checked few things: what is the basic ISA version used, does it support any extensions, in which HDL it is written, who is the developer, does it have any working compiler and/or debugger and if it possible to burn to FPGA. Then we summarized it all in a table: (you will see that some of the boxes are left empty, because we couldn't find all the information online)

name	ISA	extension s	HDL	developer	compiler	debugger	FPGA/chip
Rocket	RV64I	-	Chisel	SiFive	The GNU GCC cross- compiler	Spike	No, the repository is not updated
Pulpino (RISCY)	RV32I	CMF	System verilog	ETH Zurich and Bologna university	official RISC-V toolchain	debug software via gdb	
Pulpino (zero-riscy)	RV32I	СМ	System verilog	ETH Zurich and Bologna university	official RISC-V toolchain	debug software via gdb	
Pulpissimo	RV32I	CMF	System verilog	ETH Zurich and Bologna university	official RISC-V toolchain	imporoved version of the advanced debug interface from OpenCores	
Roa Logic RV12	RV32E/ 32I/64I	M	System verilog	Roa Logic	GNU compiler collection	GNU debugger	
Shakti	RV64I	MAFD	System verilog	IIT Madras	BSV compiler(20 17 or above)	JTAG debugger – based Modelsim	Only C class is designed for FPGA
Hummingbird E200	RV32I	MAC	verilog	SI-RISCV	-	-	
SCR1	RV32E/3 2I	MC	System verilog	Syntacore	Altera Quartus 13.0.1 Build 232"	GDB	
ORCA	RV32I	M	VHDL	VectorBlo x	Quartus/QS YS or Xilinx Vivado	Modelsim simulator	
Mriscv	RV32I	M	System verilog	OnChipUI S	RISC-V GCC toolchain		
VexRiscv	RV32I	M	Spinal HDL	Spinal HDL	Risc-5-GCC	eclipse debugging via an GDB >> openOCD >> JTAG connection	

### How to build the Rocket Chip repository:

Before you begin, make sure you have sudo permissions in order to install needed packages.

All information is from <a href="https://github.com/freechipsproject/rocket-chip">https://github.com/ucb-bar/project-template</a>.

Mainly, there are two ways to install the rocket chip: the hard way, by doing all the steps by yourself, and the easy way, that gets you the basic installtion. Let us begin with the hard way:

First, you need to check out the code:

\$git clone https://github.com/ucb-bar/rocket-chip.git

\$cd rocket-chip

\$ git submodule update --init

To build the rocket-chip repository, you must point the RISCV environment variable to your riscv-tools installation directory:

\$ export RISCV=/path/to/riscv/toolchain/installation

For example, in our system:

rotemshahar@asic2-serv3:~\$ echo \$RISCV

/home/rotemshahar/project-template/rocket-chip/riscv-tools

The riscv-tools repository is already included in rocket-chip as a Git submodule. You must build this version of riscv-tools: (on linux, install **Newlib**)

\$cd rocket-chip/riscv-tools

\$git submodule update --init --recursive

*\$export RISCV=/path/to/install/riscv/toolchain* 

\$export MAKEFLAGS="\$MAKEFLAGS -jN" # Assuming you have N cores on your host system

\$./build.sh

\$./build-rv32ima.sh (if you are using RV32).

### Ubuntu packages needed:

\$ sudo apt-get install autoconf automake autotools-dev curl device-tree-compiler libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev

### Install chisel3:

1. Install Java

\$ sudo apt-get install default-jdk

2. Install sbt, which isn't available by default in the system package manager <a href="https://www.scala-sbt.org/release/docs/Installing-sbt-on-Linux.html">https://www.scala-sbt.org/release/docs/Installing-sbt-on-Linux.html</a>

\$ echo "deb https://dl.bintray.com/sbt/debian /" | sudo tee -a /etc/apt/sources.list.d/sbt.list

\$ sudo apt-key adv --keyserver hkp://keyserver.ubuntu.com:80 --recv 642AC823

\$ sudo apt-get update

\$ sudo apt-get install sbt

### Install Verilator: (the recommended version is 3.904)

1. Install prerequisites (if not installed already):

\$ sudo apt-get install git make autoconf g++ flex bison

2. Clone the Verilator repository:

*\$ git clone http://git.veripool.org/git/verilator* 

3. In the Verilator repository directory, check out a known good version:

\$ git pull

\$ git checkout verilator\_3\_904

4. In the Verilator repository directory, build and install:

\$ unset VERILATOR\_ROOT # For bash, unsetenv for csh

\$ autoconf # Create ./configure script

\$./configure

\$ make

\$ sudo make install

Then you have to build the project: (follow the instructions on this link)

https://github.com/freechipsproject/rocket-chip#building-the-project

Now, there is another way to install and use the rocket chip, in this way all you have to do is follow those instructions (from here <a href="https://github.com/ucb-bar/project-template">https://github.com/ucb-bar/project-template</a>):

First steps, as usual, check out the code:

\$git clone https://github.com/ucb-bar/project-template.git

*\$cd project-template* 

\$git submodule update --init --recursive

# Then export those variables:

export RISCV=/path/to/install/dir

export PATH=\$RISCV/bin:\$PATH

next step, build the riscv-tools:

cd rocket-chip/riscv-tools

./build.sh

And that's it. You can then use this to create your own project:

make PROJECT=yourproject CONFIG=YourConfig

./simulator-yourproject-YourConfig ...

For example, run this test:

./simulator-example-DefaultExampleConfig \$RISCV/riscv64-unknownelf/share/riscv-tests/isa/rv64-ui-p-simple

### How to work with the debugger:

All the information is from:

https://github.com/freechipsproject/rocket-chip#-debugging-with-gdb

Step 1: Generating the Remote Bit-Bang (RBB) Emulator:

The objective of this section is to use GNU debugger to debug RISC-V programs running on the emulator in the same fashion as in Spike (https://github.com/riscv/riscv-isa-sim#debugging-with-gdb)

For that we need to add a Remote Bit-Bang client to the emulator. We can do so by extending our Config with JtagDTMSystem, which will add a DebugTransportModuleJTAG to the DUT and connect a SimJTAG module in the Test Harness. This will allow OpenOCD to interface with the emulator, and GDB can interface with OpenOCD.

The config file is locates at src/main/scala/system/Configs.scala. In the following example, we added this Config extension to the DefaultConfig: (add it at the end of the file)

```
class DefaultConfigRBB extends Config )
new WithJtagDTMSystem ++ new WithNBigCores(1) ++ new BaseConfig (
```

```
class QuadCoreConfigRBB extends Config )
new WithJtagDTMSystem ++ new WithNBigCores(4) ++ new BaseConfig)
```

To build the emulator with DefaultConfigRBB configuration we use the command:

```
rocket-chip$ cd emulator
emulator$ CONFIG=DefaultConfigRBB make
```

We can also build a debug version capable of generating VCD waveforms using the command:

```
emulator$ CONFIG=DefaultConfigRBB make debug
```

By default the emulator is generated under the name emulator-freechips.rocketchip.system-DefaultConfigRBB in the first case and emulator-freechips.rocketchip.system-DefaultConfigRBB-debug in the second.

Step 2: Compiling and executing a custom program using the emulator:

We suppose that helloworld is our program, you can use crt.S, syscalls.c and the linker script test.ld to construct your own program, check examples stated in riscvtests (https://github.com/riscv/riscv-tests).

In our case we will use the following example:

```
export PATH=$RISCV/bin:$PATH
```

You can install the git riscv-tests (with the link that is in this section). If, while installing the riscv-tests, you get an error: "riscv64-unknown-elf-gcc command not found", just type: "export PATH=\$RISCV/bin:\$PATH" and then continue.

In the riscv-tests there are some files you can use to test the debugger, they are at riscv-tests/benchmarks and the c file is in the folder with the same name. I use rsort which is a quicksort example. The .riscv is the assembly file, so where they use hellowold, I used rsort.riscv.

First we can test if your program executes well in the simple version of emulator before moving to debugging in step 3:

\$./emulator-freechips.rocketchip.system-DefaultConfig helloworld

Additional verbose information (clock cycle, pc, instruction being executed) can be printed using the following command:

 $\$  ./emulator-freechips.rocketchip.system-DefaultConfig +verbose helloworld 2>&1 / spike-dasm

VCD output files can be obtained using the -debug version of the emulator and are specified using -v or --vcd=FILEarguments. A detailed log file of all executed instructions can also be obtained from the emulator, this is an example:

\$./emulator-freechips.rocketchip.system-DefaultConfig-debug +verbose -v output.vcd helloworld 2>&1 | spike-dasm > output.log

Please note that generated VCD waveforms and execution log files can be very voluminous depending on the size of the .elf file (i.e. code size + debugging symbols).

Please note also that the time it takes the emulator to load your program depends on executable size. Stripping the .elf executable will unsurprisingly make it run faster. For this you can use \$RISCV/bin/riscv64-unknown-elf-strip tool to reduce the size. This is good for accelerating your simulation but not for debugging. Keep in mind that the HTIF communication interface between our system and the emulator relies on tohost and fromhost symbols to communicate. This is why you may get the following error when you try to run a totally stripped executable on the emulator:

\$./emulator-freechips.rocketchip.system-DefaultConfig totally-stripped-helloworld

This text will appear on screen:

This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag\_rbb\_enable=1.

Listening on port 46529

warning: tohost and fromhost symbols not in ELF; can't communicate with target

To resolve this, we need to strip all the .elf executable but keep tohost and fromhost symbols using the following command:

\$ riscv64-unknown-elf-strip -s -Kfromhost -Ktohost helloworld

More details on the GNU strip tool can be found here: https://www.thegeekstuff.com/2012/09/strip-command-examples/

The interest of this step is to make sure your program executes well. To perform debugging you need the original unstripped version, as explained in step 3.

Step 3: Launch the emulator:

First, do not forget to compile your program with -g -Og flags to provide debugging support as explained here.

We can then launch the Remote Bit-Bang enabled emulator with:

\$ ./emulator-freechips.rocketchip.system-DefaultConfigRBB +jtag\_rbb\_enable=1 -- rbb-port=9823 helloworld

This text will appear on screen:

This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag\_rbb\_enable=1.

Listening on port 9823

Attempting to accept client socket

You can also use the emulator-freechips.rocketchip.system-DefaultConfigRBB-debug version instead if you would like to generate VCD waveforms.

Please note that if the argument --rbb-port is not passed, a default free TCP port on your computer will be chosen randomly.

Please note also that when debugging with GDB, the .elf file is not actually loaded by the FESVR. In contrast with Spike, it must be loaded from GDB as explained in step 5. So the helloworld argument may be replaced by any dummy name.

### Step 4: Launch OpenOCD:

You will need a RISC-V Enabled OpenOCD binary. This is installed with riscv-tools in \$(RISCV)/bin/openocd, or can be compiled manually from riscv-openocd. OpenOCD requires a configuration file, in which we define the RBB port we will use, which is in our case 9823.

\$ cat cemulator.cfg

Go to \$RISCV directory and type (to create a new file)

```
$ nedit cemulator.cfg
Then copy and paste the text down here and save
interface remote_bitbang
remote_bitbang_host localhost
remote bitbang port 9823
set CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME
gdb_report_data_abort enable
init
halt
You may have to install OpenOCD first, go to the $RISCV/riscv-openocd directory
(rocket-chip/riscv-tools/riscv-openocd) and type in this order :
./onfigure
make
make install
You may need sudo before the make install (sudo make install)
Then we launch OpenOCD in another terminal using the command
$(RISCV)/bin/openocd -f./cemulator.cfg
This text will appear on screen (some of it will appear during the work with the GDB
at the next step):
Open On-Chip Debugger 0.10.0+dev-00112-g3c1c6e0 (2018-04-12-10:40)
Licensed under GNU GPL v2
For bug reports, read
http://openocd.org/doc/doxygen/bugs.html
Warn: Adapter driver 'remote_bitbang' did not declare which transports it allows;
assuming legacy JTAG-only
Info: only one transport option; autoselect 'jtag'
```

*Info : Initializing remote\_bitbang driver* 

*Info : Connecting to localhost:9823* 

*Info : remote\_bitbang driver initialized* 

Info: This adapter doesn't support configurable speed

*Info : JTAG tap: riscv.cpu tap/device found: 0x00000001 (mfg: 0x000 (<invalid>),* 

*part: 0x0000, ver: 0x0)* 

*Info : datacount=2 progbufsize=16* 

Info: Disabling abstract command reads from CSRs.

Info: Disabling abstract command writes to CSRs.

Info: [0] Found 1 triggers

*Info : Examined RISC-V core; found 1 harts* 

*Info: hart 0: XLEN=64, 1 triggers* 

Info: Listening on port 3333 for gdb connections

Info: Listening on port 6666 for tcl connections

Info: Listening on port 4444 for telnet connections

A -d flag can be added to the command to show further debug information.

Step 5: Launch GDB:

In another terminal launch GDB and point to the elf file you would like to load then run it with the debugger (in this example, helloworld):

\$./riscv64-unknown-elf-gdb helloworld

Is it fails run this: export PATH=\$RISCV/bin:\$PATH and try again:

This text will appear on screen:

GNU gdb (GDB) 8.0.50.20170724-git

Copyright (C) 2017 Free Software Foundation, Inc.

*License GPLv3+: GNU GPL version 3 or later <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>* 

This is free software: you are free to change and redistribute it.

There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details.

This GDB was configured as "--host=x86\_64-pc-linux-gnu --target=riscv64-unknown-elf."

Type "show configuration" for configuration details.

For bug reporting instructions, please see:

http://www.gnu.org/software/gdb/bugs/.

Find the GDB manual and other documentation resources online at:

```
http://www.gnu.org/software/gdb/documentation/.
```

For help, type "help".

Type "apropos word" to search for commands related to "word ..."

Reading symbols from ./proj1.out...done.

(gdb)

Compared to Spike, the C Emulator is very slow, so several problems may be encountered due to timeouts between issuing commands and response from the emulator. To solve this problem, we increase the timeout with the GDB set *remotetimeout* command.

Then we load our program by performing a load command. This automatically sets the \$PC to the \_start symbol in our .elf file .

(gdb) set remotetimeout 2000

(gdb) target remote localhost:3333

Remote debugging using localhost:3333

0x0000000000010050 in () ??

(gdb) load

Loading section .text.init, size 0x2cc lma 0x80000000

Loading section .tohost, size 0x48 lma 0x80001000

Loading section .text, size 0x98c lma 0x80001048

Loading section .rodata, size 0x158 lma 0x800019d4

Loading section .rodata.str1.8, size 0x20 lma 0x80001b30

Loading section .data, size 0x22 lma 0x80001b50

Loading section .sdata, size 0x4 lma 0x80001b74

Start address 0x80000000, load size 3646

Transfer rate: 40 bytes/sec, 520 bytes/write.

(gdb)

Now we can proceed as with Spike, debugging works in a similar way:

(gdb) print wait

\$11=

(gdb) print wait=0

\$2 0 =

(gdb) print text

Further information about GDB debugging is available:

https://sourceware.org/gdb/onlinedocs/gdb/

 $\frac{https://sourceware.org/gdb/onlinedocs/gdb/Remote-Debugging.html \#Remote-Debugging}{Debugging}$ 

#### **Chisel toturial:**

All of the tutorials are basically the same

- 1. Github tutorial: (the summary in the table below)
- https://github.com/ucb-bar/chisel-tutorial/wiki/The-Basics
- https://github.com/ucb-bar/chisel-tutorial/wiki/basic-types-and-operations
- https://github.com/ucb-bar/chisel-tutorial/wiki/instantiating-modules
- <a href="https://github.com/ucb-bar/chisel-tutorial/wiki/writing-scala-testbenches">https://github.com/ucb-bar/chisel-tutorial/wiki/writing-scala-testbenches</a>
  Bottom line chisel testbench works well when it simple, few iterations and no more. If you want more than that- use c++ emulator or Verilog test harness.
- <a href="https://github.com/ucb-bar/chisel-tutorial/wiki/Conditional-Assignments-and-Memories">https://github.com/ucb-bar/chisel-tutorial/wiki/Conditional-Assignments-and-Memories</a>
- 2. Risc-V workshops <a href="https://riscv.org/wp-content/uploads/2015/01/riscv-chisel-tutorial-bootcamp-jan2015.pdf">https://riscv.org/wp-content/uploads/2015/01/riscv-chisel-tutorial-bootcamp-jan2015.pdf</a>
- **3.** Berkeley's tutorial https://chisel.eecs.berkeley.edu/tutorial-20120618.pdf

Chisel uses the Scala HDL as a platform.

import chisel3	Use the chisel module- must
class GCD extends Module	Scala class definition for the Chisel component
<pre>val io = IO(new Bundle{ val a = Input(UInt(16.W)) val b = Input(UInt(16.W)) val e = Input(Bool()) val z = Output(UInt(16.W)) val v = Output(Bool()) })</pre>	Defines the inputs & outputs of the component
val y = io.x x := w	The assignment is different whether we need to create it ("=") or reassign (":="). => each value should assigned uses "=" for the first time, for the next time- use ":="
UInt(16.W))	The wire wide and type. In this example – 16 bit- represents unsigned number
val true_value = true.B	**if we don't declare the wire size- it will infare the bit width for us based on inputs
val x = Reg(UInt()) val y = Reg(UInt())	Represent the registers, their type is Uint
when $(x > y) \{ x := x - y \}$ .elsewhen $(x \le y) \{ y := y - x \}$	If condition- if true- do the command in {} Else- selecting the default assignment or keep a register value
io.z := x io.v := y === 0.U	Implement the output's values
val y = io.x $val z = RegNext(y)$	Positive edge triggered register (z is the register's output, y is the register's input)
val $x = Reg(UInt())$ when $(a > b) \{ x := y \}$ .elsewhen $(b > a) \{ x := z \}$ .otherwise $\{ x := w \}$	Positive edge triggered register with conditions. It isn't mandatory to write the "otherwise" if you want the default will be the old register's value
when ( <condition 1="">) {<register 1="" update="">} .elsewhen (<condition 2="">) {<register 2="" update="">}elsewhen (<condition n="">) {<register n="" update="">} .otherwise {<default register="" update="">}</default></register></condition></register></condition></register></condition>	Another option- fiew conditions. The order matters! + default value
val r0 = RegInit(0.U(1.W))	Allows to define reset value to zero(or any other value we choose) synchronously.
val x_to_y = z(x, y) val x_from_z = z(x)	Mask for bits indexed (x, y) from variable z. or extract single bit. X>y.
val A = UInt(32.W)	Merge 2 values- concatenate  **Need to import:
val B = UInt(32.W)	import chisel3.util.Cat **import all utills:
val bus = Cat(A, B)	import chisel3.util

```
io.out := (in==0.U).asUInt
                                                  casting
options:
    asUInt()
    asSInt()
    asBool()
                                                  Commonly used operations
Operand
            Operation
                          Output Type
         Add
                          UInt
         Subtract
                          UInt
         Multiply
                          UInt
         UInt Divide
                          UInt
         Modulo
                          UInt
         Bitwise Negation UInt
         Bitwise XOR
                          UInt
         Bitwise AND
                          UInt
         Bitwise OR
                          UInt
         Equal
                          Bool
         Not Equal
                          Bool
         Greater
                          Bool
         Less
                          Bool
         Greater or Equal Bool
         Less or Equal
                          Bool
val myVec = Vec(Seq.fill( < number of elements > ) { Vector type
<data type> })
                                                  (we can create vector of registers)
Example:
val ufix5_vec10 := Vec(Seq.fill(10) { UInt(5.W) })
10 entry vector of 5 bit UInt values
reg_vec32(0) := 0.U
                                                  Vector assignment
                                                  **Vector of constants = read only memory
val myMem = Mem(128, UInt(32.W))
                                                  Memory instantiation
Memory - 128 units of 32-bit-Uint variables.
when (<read condition>) {
                                                  Read memory ports
 <read data 1> := <memory name>( <read address
1>)
 <read data N> := <memory name>( <read address
N>)
when (<write condition>) {
                                                  Write memory ports
 <memory name>( <write address>
) := <write data>
```

#### Cheesel cheat sheet

Functions: (T is the Vec element's type)

forall(p:T=>Bool): Bool AND-reduce p on all elts
exists(p:T=>Bool): Bool OR-reduce p on all elts
contains(x:T): Bool True if this contains X
count(p:T=>Bool): Uint count elts where p is True

Constructor:
Decoupled(gen:Data)

```
Chisel3 Cheat Sheet -
                                                                                   Basic Data Types
                                                                                                                                                                    Operators:
            🖹 Version 0.5 (beta): February 26, 2018
                                                                                    Constructors:
Bool()
                                                                                                                                                                     Chisel
                                                                                                                                                                                          Explanation
                                                                                                                                                                                                                         Width
                                                                                                                           type, boolean value
                                                                                                                                                                                          Logical NOT
     Notation In This Document:
                                                                                    true.B or false.B
                                                                                                                            literal values
     For Functions and Constructors:
Arguments given as kwd:type (name and type(s))
Arguments in brackets ([...]) are optional.
                                                                                                                                                                     х && у
                                                                                                                                                                                         Logical AND
                                                                                    UInt(32.W)
                                                                                                                            type 32-bit unsigned
                                                                                                                                                                     х I<u>I у</u>
                                                                                                                                                                                          Logical OR
Extract bit, 0 is LSB
Extract bitfield
                                                                                    UInt()
77.U or "hdead".U
                                                                                                                           type, width inferred
                                                                                                                           unsigned literals
                                                                                                                                                                     x(n, m)
     For Operators:
                                                                                    1.U(16.W)
                                                                                                                           literal with forced width
    ror operators, c, x, y are Chisel Data; n, m are Scala Int w(x), w(y) are the widths of x, y (respectively) minVal(x), maxVal(x) are the minimum or
                                                                                                                                                                     x << y
x >> y
x << n
x >> n
                                                                                                                                                                                          Dynamic left shift
                                                                                                                                                                                                                        w(x) + maxVal(y)
w(x) - minVal(y)
                                                                                    SInt() or SInt(64.W)
-3.S or "h-44".S
3.S(2.W)
                                                                                                                           like IIInt
                                                                                                                                                                                         Dynamic right shift
Static left shift
Static right shift
                                                                                                                           signed literals
                                                                                                                                                                                                                        w(x) + n

w(x) - n
                                                                                                                           signed 2-bits wide value -1
       maximum possible values of x
                                                                                   Bits, UInt, SInt Casts: reinterpret cast except for:
                                                                                                                                                                     F111(n, x)
                                                                                                                                                                                         Replicate x, n times
                                                                                                                                                                                                                        n * w(x)
                                                                                    \mathtt{UInt} \to \mathtt{SInt}
                                                                                                                      Zero-extend to SInt
   Basic Chisel Constructs
                                                                                                                                                                    Cat(x, y)
Mux(c, x, y)
                                                                                                                                                                                          Concatenate bits
                                                                                                                                                                                                                        W(X) + W(Y)
                                                                                                                                                                                         If c, then x; else y
Bitwise NOT
                                                                                   State Elements _
                                                                                                                                                                                                                         \max(w(x), w(y))
   Chisel Wire Operators:
     // Allocate a as wire of type UInt()
val x = Wire(UInt())
                                                                                                                                                                                                                        W(X)
                                                                                   Registers retain state until updated val my_reg = Reg(UInt(32.W))
                                                                                                                                                                                                                        \max(w(x), w(y))
                                                                                                                                                                                          Bitwise AND
                                                                                                                                                                                                                        max(w(x), w(y))
max(w(x), w(y))
                                                                                                                                                                                          Bitwise OR.
    x := y // Connect wire y to wire x
                                                                                                                                                                                          Bitwise XOR
Equality(tripl
                                                                                   Flavors
RegInit(7.U(32.w))
                                                                                                                            reg with initial value 7
   When executes blocks conditionally by Bool, and is equivalent to Verilog 1f
                                                                                                                            update each clock, no init
                                                                                    RegNext(next_val)
                                                                                   regEnable(next, enable) update, with enable gate
Updating: assign to latch new value on next clock:
my_reg := next_val
                                                                                                                                                                    x != v
                                                                                                                                                                                         Inequality
    and is equivalent to vernog if

when (condition1) {

// run if condition1 true and skip rest
} .elsewhen (condition2) {

// run if condition2 true and skip rest
} .otherwise {

// run if none of the above ran
                                                                                                                                                                     x =/= y
x =/= y
x + y
x +% y
                                                                                                                                                                                          Inequality
                                                                                                                                                                                         Addition
Addition
                                                                                                                                                                                                                        max(w(x),w(y))
                                                                                                                                                                                                                        max(w(x),w(y))
max(w(x),w(y))+1
                                                                                   Read-Write Memory provide addressable memories val my_mem = Mem(n:Int, out:Data) out memory element type n memory depth (elements)
                                                                                                                                                                     x +& y
                                                                                                                                                                                          Addition
                                                                                                                                                                                                                        max(w(x),w(y))
max(w(x),w(y))
max(w(x),w(y))+1
                                                                                                                                                                     x - y
x -% y
x -& y
                                                                                                                                                                                          Subtraction
Subtraction
   Switch executes blocks conditionally by data
                                                                                   Using: access elements by indexing:
                                                                                                                                                                                          Multiplication
                                                                                                                                                                                                                        w(x)+w(y)
                                                                                   val readVal = my_mem(addr:UInt/Int)
for synchronous read: assign output to Reg
                                                                                                                                                                                          Division
                                                                                                                                                                                                                         w(x)
    switch(x) {
  is(value1) {
                                                                                                                                                                                          Modulus
                                                                                                                                                                                                                         bits(maxVal(y)-1)
                                                                                   mu_mem(addr:UInt/Int) := y
           // run if x
                                                                                                                                                                                          Greater than
                                                                                                                                                                                          Greater than or equal 1
                                                                                   Modules
                                                                                                                                                                    x < y
x <= y
x >> y
                                                                                                                                                                                         Less than or equal 1
Arithmetic right shift w(x) - minVal(y)
        is(value2) {
                                                                                    Defining: subclass Module with elements, code:
            // run if x === value2
        }
                                                                                      class Accum(width:Int) extends Module {
  val io = IO(new Bundle {
                                                                                                                                                                     x >> n
                                                                                                                                                                                         Arithmetic right shift w(x) - n
                                                                                            val in = Input(UInt(width.W))
val out = Output(UInt(width.W))
   Enum generates value literals for enumerations
   val si::s2::...::sn::N11
= Enum(nodeType:UInt, n:Int)
s1, s2, ..., sn will be created as nodeType literals
with distinct values
                                                                                                                                                                    UInt bit-reduction methods:
Chisel Explanation

x. andR AND-reduce
                                                                                        val sum = new Reg(UInt())
sum := sum + io.in
io.out := sum
                                                                                                                                                                   x. orR OR-reduce 1
x.xorR XOR-reduce 1
x.xorR XOR-reduce 1
As an example to apply the andR method to an SInt use
    nodeType
                       type of s1, s2, ..., sn
                        element count
                                                                                   Usage: access elements using dot notation:
                                                                                      (code inside a Module is always running)
   Math Helpers: log2(e11(in:Int): Int log_2(in) rounded up log2Floor(in:Int): Int log_2(in) rounded down isPow2(in:Int): Boolean True if in is a power of 2
                                                                                                                                                                    x.asUInt.andR
                                                                                     wal my_module = Module(new Accum(32))
my_module.io.in := some_data
val sum := my_module.io.out
Hardware Generation .
                                                                                     .indexWhere(p:T=>Bool): UInt
                                                                                                                                                                       gen Chisel Data to wrap ready-valid protocol around
                                                                                                                                                                     Interface:
(in) .ready ready Bool
(out) .valid valid Bool
(out) .bits data
                                                                                     .lastIndexWhere(p:T=>Bool): UInt
.onlyIndexWhere(p:T=>Bool): UInt
Functions provide block abstractions for code. Scala
functions that instantiate or return Chisel types are code
                                                                                   Standard Library: Function Blocks
generators.
                                                                                   Stateless:
Also: Scala's 1f and for can be used to control
                                                                                                                                                                      ValidIO is a Bundle with a valid interface
generate if/for val number = Reg(if(can_be_negative) SInt() else UInt()) will create a Register of type SInt or UInt depending on the value of a Scala variable value of a Scala variable
                                                                                                                                                                     Constructor
                                                                                                                                                                     Valid(gen:Data)
gen Chisel Data to wrap valid protocol around
                                                                                                                                                                     Interface:
(out) .valid valid Bool
(out) .bits data
                                                                                  UIntToOH(in:UInt, [width:Int]): Bits
Returns the one-hot encoding of in
width (optional, else inferred) output width
OHToUInt(in:Bits/Seq[Bool]): UInt
                                                                                                                                                                     Queue is a Module providing a hardware quet
Aggregate Types _
                                                                                                                                                                     Constructor:
Queue(enq:DecoupledIO, entries:Int)
                                                                                     Returns the UInt representation of one-hot in
Bundle contains Data types indexed by name
                                                                                   Counter(n:Int]): UInt
.inc() bumps counter returning true when n reached
Defining: subclass Bundle, define components:

class MyBundle extends Bundle {
  val a = Bool()
  val b = UInt(32.W)
                                                                                                                                                                       enq DecoupledIO source for the queue
entries size of queue
                                                                                      value returns current value.
                                                                                   PriorityEncoder(in:Bits/Iterable[Bool]): UInt.
                                                                                                                                                                                    DecoupledIO source (flipped)
                                                                                   Returns the position the least significant 1 in in
PriorityEncoderOH(in:Bits): UInt
                                                                                                                                                                       .10.deq DecoupledIO sink
.10.count UInt count of elements in the queue
                                                                                                                                                                       .10.deq
 Constructor: instantiate Bundle subclass:
                                                                                     Returns the position of the hot bit in in
                                                                                                                                                                     Pipe is a Module delaying input data
 val my bundle = new MyBundle()
                                                                                   MuxiH(in:Iterable[(Data, Bool]): Data
MuxiH(sel:Bits/Iterable[Bool],
Inline defining: define a Bundle type:
                                                                                                                                                                    Constructor:
Pipe (enqValid:Bool, enqBits:Data, [latency:Int])
Pipe (enq:ValidIo, [latency:Int])
enqValid input data, valid component
enqBits input data, data component
                                                                                                                                                                     Constructor:
  val my_bundle = new Bundle {
  val a = Bool()
  val b = UInt(32.W)
                                                                                             in: Iterable [Data]): Data
                                                                                   PriorityMux(in:Iterable[(Bool, Bits]): Bits
                                                                                   PriorityMux(sel:Bits/Iterable[Bool], bits
PriorityMux(sel:Bits/Iterable[Bool]): Bits
A mux tree with either a one-hot select or multiple
                                                                                                                                                                      enq input data as ValldIO
latency (optional, default 1) cycles to delay data by
Using: access elements through dot notation:
val bundleVal = my_bundle.a
my_bundle.a := Bool(true)
                                                                                       selects (where the first inputs are prioritized)
                                                                                                                                                                     Interface:
   .10.enq Val1dIO source (flipped)
                                                                                    in iterable of combined input and select (Bool, Bits) tuples or just mux input Bits
Vec is an indexable vector of Data types
val myVec = Vec(elts:Iterable[Data])
elts initial element Data (vector depth inferred)
                                                                                                                                                                       .10.deq Val1dIO sink
                                                                                    sel select signals or bitvector, one per input
                                                                                                                                                                     Arbiters are Modules connecting multiple producers
                                                                                                                                                                       to one consumer
val myWec = Vec.fill(n:Int) {gen:Data}
n vector depth (elements)
gen initial element Data, called once per element
                                                                                                                                                                     Arbiter prioritizes lower producers
                                                                                   LFSR16([increment:Bool]): UInt
                                                                                   16-bit LFSR (to generate pseudorandom numbers)

1ncrement (optional, default True) shift on next clock
ShiftRegister(in:Data, n:Int, [en:Bool]): Data
                                                                                                                                                                     RRArbiter runs in round-robin order
Constructor:
 Using: access elements by dynamic or static indexing:
                                                                                                                                                                     Arbiter(gen:Data, n:Int)
readVal := myVec(ind:Data/idx:Int)
myVec(ind:Data/idx:Int) := writeVal
```

Shift register, returns n-cycle delayed input 1n en (optional, default True) enable

DecoupledIO is a Bundle with a ready-valid interface

Standard Library: Interfaces

gen data type number of producers

Vec of DecoupledIO inputs (flipped)

does not imply output is valid

.10.out DecoupledIO output
.10.chosen UInt input index on .10.out

#### How to add a new instruction:

this is an example on how to change an existing command, and which files to look up to. For example, we want to change the instruction add\sub- increase the value by 1.

- 1. The RTL located in "rocket-chip/src/main/scala/rocket/" at .scala files.
- 2. Instructions. Scala- the file which contain the instruction object.
- 3. IDecode.Scala- contain the translation of the assembler command into parameters.
- 4. Constd.Scala- contain the opcode constants.
- 5. ALU.Scala- the implementation of the alu.
- 6. RVC.Scala- implementation of the immidiate instructions- including Addi lines- 74-79

```
def q1 } =
    def addi = inst(Cat(addiImm, rd, UInt(0,3), rd, UInt(0x13,7)), rd, rd, rs2p)
....
{
Inst- translate the instruction to a struct :
    def inst(bits: UInt, rd: UInt = x(11,7), rs1: UInt = x(19,15), rs2: UInt =
    x(24,20), rs3: UInt = x(31,27)) } =
    val res = Wire(new ExpandedInstruction)
    res.bits := bits
    res.rd := rd
    res.rs1 := rs1
    res.rs2 := rs2
    res.rs3 := rs3
    Res
}
```

7. RocketCore.Scala- execute stage (line 272) ALU is implemented by:

```
inputs:

ex_op1 + ex_op2 - mux lookup in

core_scala

Ex_inn- value of immidiate data

From Intctrlsigs

Ex_ctl.Dw- double word.

Ex_ctl.fn

Outputs:

results
```

8. split to lsb + msb:

Chain of muxs that find key in inputs. The output is the operand-"val\_ex\_op1"

#### How to add a new instruction:

- 9. The RTL located in "rocket-chip/src/main/scala/rocket/" at .scala files.
- 10. Instructions.Scala- the file which contain the instruction object. We want to change the instruction add\sub- increase the value by 1.
- 11. IDecode.Scala- contain the translation of the assembler command into parameters.
- 12. Constd.Scala- contain the opcode constants.
- 13. ALU.Scala- the implementation of the alu.
- 14. RVC.Scala- implementation of the immidiate instructions- including Addi lines- 74-79

```
def q1 } =
    def addi = inst(Cat(addiImm, rd, UInt(0,3), rd, UInt(0x13,7)), rd, rd, rs2p)
....
{
Inst- translate the instruction to a struct :
    def inst(bits: UInt, rd: UInt = x(11,7), rs1: UInt = x(19,15), rs2: UInt =
    x(24,20), rs3: UInt = x(31,27)) } =
    val res = Wire(new ExpandedInstruction)
    res.bits := bits
    res.rd := rd
    res.rs1 := rs1
    res.rs2 := rs2
    res.rs3 := rs3
    Res
}
```

15. RocketCore.Scala- execute stage (line 272) ALU is implemented by:

```
inputs:

ex_op1 + ex_op2 - mux lookup in
core_scala

Ex_inn- value of immidiate data

From Intctrlsigs

Ex_ctl.Dw- double word.
Ex_ctl.fn

Outputs:

results
```

16. split to lsb + msb:

Chain of muxs that find key in inputs. The output is the operand-"val\_ex\_op1"

### How to build the Pulpissimo repository:

There are three repositories to build (in this order):

- 1. PULP-SDK- (=software development kit)
- 2. Pulp-Riscv-gnu-toolchain
- 3. Pulpissimo

### **Start follow the instructions (pulp-SDK):**

https://github.com/pulp-platform/pulp-sdk/blob/master/README.md

sudo apt install git python3-pip gawk texinfo libgmp-dev libmpfr-dev libmpc-dev swig3.0 libjpeg-dev lsb-core doxygen python-sphinx sox graphicsmagick-libmagick-dev-compat libsdl2-dev libswitch-perl libftdi1-dev cmake

sudo pip3

install artifactory twisted prettytable sqlalchemy pyelftools openpyxl xlsxwriter pyyam l numpy

https://github.com/pulp-platform/pulp-riscv-gnu-toolchain

git clone --recursive https://github.com/pulp-platform/pulp-riscv-gnu-toolchain

sudo apt-get install autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev

export PATH=\$PATH:/opt/riscv/bin
cd pulp-riscv-gnu-toolchain/
./configure --prefix=/opt/riscv --with-arch=rv32imc --with-cmodel=medlow --enablemultilib //This command chooses the ISA type you want to work with
Sudo chmod 775 \*

In the lab, we need admin approval for few commands, so we use "sudo" Sudo make

Back to <a href="https://github.com/pulp-platform/pulp-sdk/blob/master/README.md#dependencies-setup">https://github.com/pulp-platform/pulp-sdk/blob/master/README.md#dependencies-setup</a>

export PULP\_RISCV\_GCC\_TOOLCHAIN=/opt/riscv/
git clone --recursive https://github.com/pulp-platform/pulpissimo.git
export VSIM\_PATH=/home/rotemshahar/pulpissimo/sim
git clone --recursive https://github.com/pulp-platform/pulp-sdk.git -b master
cd pulp-sdk
source configs/pulpissimo.sh // choose the core type
source configs/platform-rtl.sh // options platform-board.sh platformfpga.sh platform-gvsoc.sh platform-rtl.sh
Make all
source pkg/sdk/dev/sourceme.sh // run every time-build things for our choice

# https://github.com/pulp-platform/pulpissimo Cd ../pulpissimo

export VSIM\_PATH=/home/<your\_home\_dir>/pulpissimo/sim

\*\*in our repository:

export VSIM\_PATH=/home/rotemshahar/pulpissimo/sim

/update-ips source setup/vsim.sh cd sim/ export LM\_LICENSE\_FILE=5280@132.68.55.55 //modelsim license export PATH=\$PATH:"/home/<your\_home\_dir>/<modelsim\_dir>/bin/"

\*\*in our repository:

export PATH=\$PATH:"/home/rotemshahar/new\_modelsim/modeltech/bin/"

make clean lib build opt git clone https://github.com/pulp-platform/pulp-rt-examples.git

## **Quick Start from our repository:**

We worked with SSH: 132.68.59.10

export PULP\_RISCV\_GCC\_TOOLCHAIN=/opt/riscv/
export VSIM\_PATH=/home/rotemshahar/pulpissimo/sim
cd pulp-sdk
source configs/pulpissimo.sh
source configs/platform-rtl.sh
source pkg/sdk/dev/sourceme.sh
cd ../pulpissimo
source setup/vsim.sh
cd sim/
export LM\_LICENSE\_FILE=5280@132.68.55.55
export PATH=\$PATH:"/home/rotemshahar/new\_modelsim/modeltech/bin/"
make clean lib build opt
cd \*name of test folder\*
make conf gui=1 // for modelsim gui
make clean all run

### **Pulpissimo simulation using Modelsim:**

Using the Modelsim GUI very recommended, it allows watching the different objects, waveforms, signals (list report), etc.

We used the example tests, and re-wrote the code as our own tests. The code written in C.

In order to activate the GUI, follow the instructions:

```
cd <name of test folder>
make conf gui=1
make clean all run
```

Results located in "build" repository.

Important log/results files:

- 1. "<test\_repository path>/build/pulpissimo/trace\_core\_1f\_0.log" it contains the Assembly instructions, registers status and PC number.
- 2. The List output from the Modelsim simulation. It contain timestamp and buses values at the time.

The relevant buses which indicates the core's activity from the outside are:

- instr\_addr\_o
- instr rdata I
- data\_addr\_o
- data\_wdata\_o
- data\_rdata\_I

It is possible to convert the output to excel chart and analyze it.

### Output of "Hello" test, without Modelsim's gui:

#### **Conclusions from Modelsim simulations:**

We tried to understand the memory behavior. We discovered it uses an algorithm in order to save memory usage. Therefore, the program we executed used the same memory cell for all variables. Moreover, the simulation uses JTAG to read new instruction (simulates the instruction cache)

```
#include <stdio.h>
#include "pulp.h"
int main()
int a=0xffff;
int b=0xeeee;
int c=0xdddd;
int d=0xcccc;
int e=0xbbbb;
int f=0xaaaa0000;
sum_a,sum_b,sum_c,sum_d,sum_e,sum_f,sum_g=0;
sum_a=a;
sum b=b;
sum_c=c;
sum d=d;
sum e=e;
sum_f=f+d;
sum_g=f+a;
 printf("Sum=%d\n",sum_a);
printf("Sum=%d\n",sum_b);
printf("Sum=%d\n",sum_c);
printf("Sum=%d\n",sum_d);
printf("Sum=%d\n",sum_e);
  printf("Sum=%d\n",sum f);
  printf("Sum=%d\n",sum_g);
printf("Hello !\n");
  return 0;
                    ©Varun Tandon
```

The output list, converted to excel chart:

data_addr_o	data_wdata_o	data_rdata_i	instr_addr_o	instr_rdata_i	delta	ps
32'h1c000d54	32'h1a102000	32'hxxxxxxxx	32'h1c00978c	32'hxxxxxxxx	19	13846573617
32'h1c000d54	32'h0000ffff	32'hxxxxxxxxx	32'h1c00978c	32'hxxxxxxxx	20	13846573617
32'h1c000d54	32'h00000023	32'h1c008a72	32'h1c00978c	32'hxxxxxxxx	19	13874100017
32'h1c000d54	32'h0000eeee	32'h1c008a72	32'h1c00978c	32'hxxxxxxxx	20	13874100017
32'h1c000d54	32'h00000023	32'h1c008a80	32'h1c00978c	32'hxxxxxxxx	19	13901626417
32'h1c000d54	32'h0000dddd	32'h1c008a80	32'h1c00978c	32'hxxxxxxxx	20	13901626417
32'h1c000d54	32'h00000023	32'h1c008a8e	32'h1c00978c	32'hxxxxxxxx	19	13929152817
32'h1c000d54	32'h0000cccc	32'h1c008a8e	32'h1c00978c	32'hxxxxxxxx	20	13929152817
32'h1c000d54	32'h00000023	32'h1c008a9c	32'h1c00978c	32'hxxxxxxxx	19	13956679217
32'h1c000d54	32'h0000bbbb	32'h1c008a9c	32'h1c00978c	32'hxxxxxxxx	20	13956679217
32'h1c000d54	32'h00000023	32'h1c008aaa	32'h1c00978c	32'hxxxxxxxx	19	13984225857
32'h1c000d54	32'haaaacccc	32'h1c008aaa	32'h1c00978c	32'hxxxxxxxx	20	13984225857
32'h1c000d54	32'h00000023	32'h1c008aba	32'h1c00978c	32'hxxxxxxxx	19	14024867777
32'h1c000d54	32'haaaaffff	32'h1c008aba	32'h1c00978c	32'hxxxxxxxx	20	14024867777

We can see the values stored in the same place

# **General Conclusions:**

The ISA is not 4B-aligned, extensive explanations in the user manual.

232835	1c008a5e	00812423	SW	x8, 8(x2)	x8:xxxxxxx	x2:1c000d70	PA:1c000d78
232836	1c008a60	000105b7	lui	x11, 0x10000	x11=00010000		
232837	1c008a62	1c000437	lui	x8, 0x1c000000	x8=1c000000		
232838	1c008a66	fff58593	addi	x11, x11, -1	x11=0000ffff	x11:00010000	
232839	1c008a68	3cc40513	addi	x10, x8, 972	x10=1c0003cc	x8:1c000000	
232840	1c008a6c	00112623	SW	x1, 12(x2)	x1:1c0080d2	x2:1c000d70	PA:1c000d7c
232841	1c008a6e	505000ef	jal	x1, 3332	x1=1c008a72		
232843	1c009772	fb010113	addi	x2, x2, -80	x2=1c000d20	x2:1c000d70	
232844	1c009774	02112623	SW	x1, 44(x2)	x1:1c008a72	x2:1c000d20	PA:1c000d4c
232845	1c009776	04e12023	SW	x14, 64(x2)	x14:04000000	x2:1c000d20	PA:1c000d60
232846	1c009778	04f12223	SW	x15, 68(x2)	x15:1a10a000	x2:1c000d20	PA:1c000d64
232847	1c00977a	05012423	SW	x16, 72(x2)	x16:00000010	x2:1c000d20	PA:1c000d68
232848	1c00977c	05112623	SW	x17, 76(x2)	x17:1a102000	x2:1c000d20	PA:1c000d6c
232849	1c00977e	02b12a23	SW	x11, 52(x2)	x11:0000ffff	x2:1c000d20	PA:1c000d54
232850	1c009780	02c12c23	SW	x12, 56(x2)	x12:00000000	x2:1c000d20	PA:1c000d58
232851	1c009782	02d12e23	SW	x13, 60(x2)	x13:00000000	x2:1c000d20	PA:1c000d5c
232852	1c009784	00a12623	SW	x10, 12(x2)	x10:1c0003cc	x2:1c000d20	PA:1c000d2c

The output above is part of the trace log file.

From right to left: cycles, PC, instruction, assembly instruction, registers' status.

• User manuals of all PULP implementations:

https://www.pulp-platform.org/implementation.html