



Asier Fernández De Lecea
Javier Salamero

Memory Dependence Prediction using Store Sets

Memory Dependence Prediction using Store Sets


George Z. Chrysos and Joel S. Emer
Digital Equipment Corporation
Hudson, MA 01749
{chrysos,emer}@vssad.hlo.dec.com

Memory Dependence Problem

Two types of data dependencies (also known as true dependencies or RAW dependencies):

- ▷ Register dependencies
 - Can be determined as soon as instructions are decoded
- ▷ Memory dependencies:
 - Unknown until addresses are computed (memory disambiguation), a problem in OoO execution schemes

Memory Dependence Problem




STORE R1 R2 IMM # mem[R2+IMM] <- R1

LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

ADD R5 R3 R3 # R5 <- R3+R3

Memory Dependence Problem




STORE R1 R2 IMM # mem[R2+IMM] <- R1

LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

ADD R5 R3 R3 # R5 <- R3+R3

Memory Dependence Problem




STORE R1 R2 IMM # mem[R2+IMM] <- R1

LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

ADD R5 R3 R3 # R5 <- R3+R3

Memory Dependence Problem



It could be the case that both **CALCULATED** addresses interfere with each other...

STORE R1 **R2 IMM**

$\text{mem}[\text{R2} + \text{IMM}] \leftarrow \text{R1}$


LOAD **R3** **R4 IMM**

$\text{R3} \leftarrow \text{mem}[\text{R4} + \text{IMM}]$

ADD R5 **R3** **R3**

$\text{R5} \leftarrow \text{R3} + \text{R3}$

Memory Dependence Problem




Let's see how that looks...

STORE R1 **R2 IMM** # mem[R2+IMM] <- R1

LOAD **R3** **R4 IMM** # R3 <- mem[R4+IMM]

ADD R5 **R3** **R3** # R5 <- R3+R3

Memory Dependence Problem




If source operands for
address calculation **are**
ready/known, two
options:...

STORE	R1	R2	IMM	# mem[R2+IMM] <- R1
LOAD	R3	R4	IMM	# R3 <- mem[R4+IMM]
ADD	R5	R3	R3	# R5 <- R3+R3

Diagram annotations: A green checkmark points from the 'STORE' instruction to the 'LOAD' instruction. An orange arrow points from the 'LOAD' instruction to the 'ADD' instruction. An orange oval labeled 'Ready/know' has arrows pointing to the 'R2' and 'R4' operands of the 'STORE' and 'LOAD' instructions respectively.

Memory Dependence Problem



Option #1: addresses **do not interfere** with each other...

STORE R1 R2 IMM

mem[Addr A] <- R1


LOAD R3 R4 IMM

R3 <- mem[Addr B]

ADD R5 R3 R3

R5 <- R3+R3

Memory Dependence Problem



Option #1: addresses **do not interfere** with each other...

Exploit MLP,
LOAD-then-ADD

STORE R1 R2 IMM

mem[Addr A] <- R1


LOAD R3 R4 IMM

R3 <- mem[Addr B]

ADD R5 R3 R3

R5 <- R3+R3

Memory Dependence Problem



Option #2: addresses **DO**
interfere with each
other...

STORE R1 R2 IMM

mem[Addr A] <- R1


LOAD R3 R4 IMM

R3 <- mem[Addr A]

ADD R5 R3 R3

R5 <- R3+R3

Memory Dependence Problem



STORE R1 R2 IMM

LOAD R3 R4 IMM

ADD R5 R3 R3

mem[Addr A] <- R1


R3 <- mem[Addr A]

R5 <- R3+R3

Option #2: addresses **DO**
interfere with each
other...

STORE, then LOAD, then
ADD

Memory Dependence Problem



If the source operand of the STORE is not known, but the LOAD's is...

Speculate or don't

STORE R1 R2 IMM



LOAD R3 R4 IMM




ADD R5 R3 R3

mem[Addr ???] <- R1


R3 <- mem[Addr A]

R5 <- R3+R3

Memory Dependence Problem



No speculation implies
that any LOAD **and its
dependent instructions**
should wait for the
STORE's resolution...




mem[Addr ???] <- R1

R3 <- mem[Addr A]

R5 <- R3+R3

Memory Dependence Problem



😊 STORE R1 R2 IMM

👉 LOAD R3 R4 IMM

👉 ADD R5 R3 R3


mem[Addr B] <- R1

R3 <- mem[Addr A]

R5 <- R3+R3

...EVEN IF IT JUST SO
HAPPENS THAT THERE
ARE NO
INTERFERENCES!!!

Memory Dependence Problem



Speculation implies that
the an address-ready
LOAD executes, hoping
no interferences arise
afterwards...



STORE

R1



R2

IMM

mem[Addr ???] <- R1

LOAD

R3

R4

IMM

R3 <- mem[Addr A]

ADD


R5

R3

R3

R5 <- R3+R3

Memory Dependence Problem



STORE R1 R2 IMM



LOAD R3 R4 IMM



ADD R5 R3 R3




If NO interferences,
AWESOME!!!

mem[Addr B] <- R1

R3 <- mem[Addr A]

R5 <- R3+R3

Memory Dependence Problem



 STORE R1 R2 IMM

 LOAD R3 R4 IMM

 ADD R5 R3 R3

mem[Addr A] <- R1

R3 <- mem[Addr A]

R5 <- R3+R3

If YES interferences,
must UNDO erroneous
instructions after the
LOAD...

To face the memory disambiguation problem, there are two conventional approaches:

No speculation: blocking a LOAD until all previous STOREs are ready and issued. This creates many false dependencies, but removes memory-order violations.

- For some LOADs, it is not a problem as this added delay is hidden in OoO execution
- Others are in the critical path, and this conservative approach degrades performance

To face the memory disambiguation problem, there are two conventional approaches:

Naive speculation: LOADs always speculate, assuming no dependencies with any previous STOREs and are marked as ready as soon as register dependencies are fulfilled. Thus, there are no false dependencies...

- LOADs can cause memory-order violations and require a re-execution mechanism to produce the correct results
- Better performance than no-speculation scheme

In **Naive Speculation**, re-execution of LOADs after a memory-order violation can be implemented with different strategies, here are two of them:

- ▷ **Trap the LOAD** and squash ALL younger instructions in the pipeline
 - All younger instructions are killed, not only the dependence chain of the LOAD
 - Recovery latency of throwing away all the work done by the discarded instructions can be high

In **Naive Speculation**, re-execution of LOADs after a memory-order violation can be implemented with different strategies, here are two of them:

- ▷ **Replaying only dependent instructions** reduces the penalty, but typically those instructions must remain in the instruction queue (IQ) until the LOAD retires. It has some drawbacks:
 - It fills the IQ with issued instructions waiting until the LOAD commits; if the IQ is full, you cannot extract more ILP
 - Issuing “to-be-replayed” LOADs may delay other useful instructions in the IQ that could issue

Proposal of the paper

This issues reveal the need of memory dependence prediction (MDP), this proposal has the following goals:

1. Predict the LOAD instructions that if allowed to execute would cause a memory-order violation
2. Delay the execution of these LOADs only as long as is necessary to avoid a such a violation.

If the prediction is accurate, the re-execution of the memory order violating LOADs will be very unlikely and it will not have great impact on performance.

MDP is based on the concept of a store set.

The store set of a LOAD consists of all the STOREs upon which a LOAD has ever depended.

- ▷ STOREs identified by PC
- ▷ Store set will be used to know which STOREs need to be executed before the LOAD

Store Set



Simple example with a concrete LOAD:

1. Initially its store set is empty, and the LOAD always speculates.

PC Z LOAD r1<- (@A)

STORE SET



Store Set

Simple example with a concrete LOAD:

1. Initially its store set is empty, and the LOAD always speculates.
2. If a STORE detects a memory order violation by any LOAD, the STORE is added to the LOAD's set and the LOAD is re-executed.



STORE SET



Store Set



Simple example with a concrete LOAD:

1. Initially its store set is empty, and the LOAD always speculates.
2. If a STORE detects a memory order violation by any LOAD, the STORE is added to the LOAD's set and the LOAD is re-executed.
3. Every time the LOAD is fetched it will be halted in the IQ until all the recently fetched STOREs in the set are issued before it.

PC Y STORE (@A) <- r1

PC Z LOAD r1<- (@A)



STORE SET

PC Y

Store Set

A STORE could produce a memory dependence:

▷ In multiple LOADS:

STORE R1 R2 IMM # mem[R2+IMM] <- R1

LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

LOAD R5 R6 IMM # R5 <- mem[R6+IMM]

Store Set

A STORE could produce a memory dependence:

▷ In multiple LOADS:

STORE R1 R2 IMM # mem[Addr A] <- R1

LOAD R3 R4 IMM # R3 <- mem[Addr A]

LOAD R5 R6 IMM # R5 <- mem[Addr A]

Store Set

A STORE could produce a memory dependence:

- ▷ Along with other STOREs to the same LOAD address:
 - The LOAD depends on STOREs from different paths

```
        BEQ    R0 R1 PATH2    # if R1==R2 PC<-PATH2, else PC<- PC+4
        STORE  R1 R2 IMM      # mem[R2+IMM] <- R1
        JUMP   END_IF         # PC<-END_IF
PATH2
        STORE  R3 R2 IMM      # mem[R2+IMM] <- R3
END_IF
        LOAD   R5 R2 IMM      # R5 <- mem[R2+IMM]
```

Store Set

A STORE could produce a memory dependence:

- ▷ Along with other STOREs to the same LOAD address:
 - The LOAD depends on STOREs from different paths

```

    BEQ    R0 R1 PATH2    # if R1==R2 PC<-PATH2, else PC<- PC+4
    STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
    JUMP   END_IF         # PC<-END_IF
PATH2
    STORE  R3 R2 IMM      # mem[ Addr A ] <- R3
END_IF
    LOAD   R5 R2 IMM      # R5 <- mem[ Addr A ]
```


Store Set

A STORE could produce a memory dependence:

- ▷ If LOAD depends on multiple STOREs that write in portions of a data word that is read by a single LOAD

```
STORE_BYTE R1 R2 IMM      # mem[R2+IMM] <- R1
STORE_BYTE R3 R4 IMM      # mem[R4+IMM] <- R3
LOAD_HALFWORD R5 R6 IMM    # R5 <- mem[R6+IMM]
```

Store Set

A STORE could produce a memory dependence:

- ▷ If LOAD depends on multiple STOREs that write in portions of a data word that is read by a single LOAD

```
STORE_BYTE R1 R2 IMM      # mem[ Addr A ] <- R1
STORE_BYTE R3 R4 IMM      # mem[ Addr A +1 ] <- R3
LOAD_HALFW R5 R6 IMM      # R5 <- mem[ Addr A ]
```

Store Set

A STORE could produce a memory dependence:

- ▷ If WAW hazards are treated as dependencies, a LOAD can depend on a series of STOREs to the same location

STORE	R1	R2	IMM	# mem[R2+IMM] <- R1
STORE	R3	R2	IMM	# mem[R2+IMM] <- R3
LOAD	R5	R2	IMM	# R5 <- mem[R2+IMM]

Store Set

A STORE could produce a memory dependence:

- ▶ If WAW hazards are treated as dependencies, a LOAD can depend on a series of STOREs to the same location

STORE	R1	R2	IMM	#	mem[Addr A]	<-	R1
STORE	R3	R2	IMM	#	mem[Addr A]	<-	R3
LOAD	R5	R2	IMM	#	R5	<-	mem[Addr A]

Store Set

A STORE could produce a memory dependence:

- ▶ If WAW hazards are taken into account, a LOAD can depend on a series of STOREs

In essence, store sets should be able to account for all these dependencies!!

```
STORE    R1 R2 IMM # mem[Addr A] <- R1
STORE    R3 R2 IMM # mem[Addr A] <- R3
LOAD     R5 R2 IMM # R5 <- mem[Addr A]
```

The concept of MDP with the store set approach is based on two assumptions:

1. The historic behavior of memory-order violations is a good approach to avoid future memory-order violations
2. It is important to predict dependencies of LOADs where one LOAD is dependent on multiple STOREs or multiple LOADs depend on the same STORE

Simulation Environment

At the time of publication of the paper, SoA was Alpha 21264, MIPS R10000, HP-PA8000 and Intel Pentium Pro.

Memory-order violations are only relevant in the context of OoO execution. In particular, in processors of sizeable issue width and large instruction windows.

CPU model used for simulation used double the cache sizes and issue width of the Alpha 21264, as well as a 128-entry IQ...

Simulation Environment

At the time of publication of the paper, SoA was Alpha 21264, MIPS R10000, HP-PA8000 and Intel Pentium Pro.

Memory-order violations are only relevant in out-of-order execution. In particular, in processors of this type, the size of the instruction windows.

Why such disparity
(doubling!) of numbers?

CPU model used for simulation used double the cache sizes and issue width of the Alpha 21264, as well as a 128-entry IQ...

Simulation Environment

At the time of publication of the paper, SoA was Alpha 21264, MIPS R10000, HP-PA8000 and Intel Pentium Pro.

Memory-order violations are only relevant in out-of-order execution. In particular, in processors of small instruction windows.

Make the problem of memory-order violations as big as possible and show how good this technique is at mitigating it...?

CPU model used for simulation used double the cache sizes and issue width of the Alpha 21264, as well as a 128-entry IQ...

Simulation Environment

At the time of publication of the paper, SoA was Alpha 21264, MIPS R10000, HP-PA8000 and Intel Pentium Pro.

Memory-order violations are only relevant to parallel execution. In particular, in processors of the SoA, instruction windows.

Due considerations also
as to the
representativeness,
realism, feasibility of the
model's characteristics...

CPU model used for simulation used double the cache sizes and issue width of the Alpha 21264, as well as a 128-entry IQ...

Simulation Environment

At the time of publication of the paper, SoA was Alpha 21264, MIPS R10000, HP-PA8000 and Intel Pentium Pro.

Memory-order violations are only relevant in out-of-order execution. In particular, in processors of this type, the size of the instruction windows.

Also, what CPU model?
Gem5? Don't think so...

CPU model used for simulation used double the cache sizes and issue width of the Alpha 21264, as well as a 128-entry IQ...

Other CPU model points:

- ▷ Aggressive fetch unit capable of fetching multiple basic blocks in a cycle
- ▷ Large McFarling-style choosing branch predictor


CPU Model
• 128 entry instruction queue
• 128K 2-way set-associative Instruction cache
• 128K 2-way set-associative write-back Data cache
• 8 Instructions maximum issued per cycle
• 4 D-Cache Ports (any combination of loads and stores)
• 8M Direct Mapped, Write-Back Unified Second Level Cache

Hardware is limited, having an infinite number of store sets (one per each LOAD with an unlimited number of STOREs in each set) is not feasible.


For a low-cost implementation, we need to relax the structure requirements:

- ▷ Limited number of store sets, some LOADs will have to share store sets
- ▷ A STORE's PC will be only in a single set
- ▷ Store sets will have a single STORE saved


Where does this go?



Implementation



Implementation




Implementation

The first table of the proposed solution is the Store Set ID Table (SSIT).


It is indexed by the PC of LOADs/STOREs.

It contains the store set ID to which a LOAD/STORE belongs if it has previously committed a memory-order violation.



Implementation


The SSID of a store set is created by XOR-ing the PCs of the first LOAD-STORE pair to commit a memory-order violation.



Implementation

If a LOAD/STORE indexes the SSIT table and finds its entry to be INVALID...


This means that it does not belong to any store set, so there are no memory dependencies to worry about.



Implementation


If a LOAD/STORE indexes
the SSIT table and finds its
entry to be VALID...

This means that it belongs
to store set “SSID”, so
THERE ARE memory
dependencies to worry
about.



Implementation


The next table that the paper introduces is the Last-Fetched STORE Table (LFST).



Implementation


It is indexed by the SSID of a LOAD/STORE that is in a valid STORE Set.

It contains information about the last STORE that was fetched, i.e. which STORE operation is to be waited-for next by the LOAD/STORE instruction.



Implementation


In particular, the LFST contains a unique identifier (we assume ROB ID) of the last STORE to have been fetched.



Implementation

If the LFST entry is VALID...


This means that the memory dependence must be respected (needing a wake-up operation), and thus the LOAD/STORE instruction indexing the SSIT will have to wait for the last STORE “inum” to finish.



Implementation

If the LFST entry is INVALID...

This means that there is no memory dependence to be respected, and thus the LOAD/STORE instruction indexing the SSIT is free to go.




Implementation

In the case of STORE instructions, they replace the existing “inum” with their own (regardless of whether it was valid or invalid), so that the next instruction waits for the...

...Last-Fetched...

...STORE instruction!




Implementation

In the case of STORE instructions, they replace the existing “inum” with their own (regardless of whether it was valid or invalid), so that the next instruction waits for the...

...Last-Fetched...


...STORE instruction!

(don't forget to validate the LFST entry too...)




Implementation


Later, in the IQ, M-dependencies will need the same wake-up logic as with R-dependencies, but now with this “inum” business...



Implementation



Implementation





```

STORE  R1 R2 IMM    # mem[R2+IMM] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]


ADD    R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready


STORE R1 R2 IMM # $\text{mem}[\text{R2}+\text{IMM}] \leftarrow \text{R1}$
 (...)

LOAD R3 R4 IMM # $\text{R3} \leftarrow \text{mem}[\text{R4}+\text{IMM}]$

ADD R5 R3 R3 # $\text{R5} \leftarrow \text{R3}+\text{R3}$





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]



 ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue	Instruction	ROB ID	R ready	M-dep inum	M ready


→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	


 STORE R1 R2 IMM # me [Addr ???] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

OoO Issue Queue





```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```

ROB



R4-producer instr.



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	




```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```



R4-producer instr.





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	





STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- mem[R4+IMM]
ADD R5 R3 R3 # R5 <- R3+R3



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- me [Addr ???]
ADD R5 R3 R3 # R5 <- R3+R3





Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	

OoO Issue Queue

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	

```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

➔ ADD   R5 R3 R3     # R5 <- R3+R3

```



ADD



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	

```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

➔ ADD   R5 R3 R3     # R5 <- R3+R3

```



ADD



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

ADD    R5 R3 R3      # R5 <- R3+R3

```



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		X	
ADD	3		X	



OoO Issue Queue


```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

ADD    R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0			❗
R4prod	1			
LOAD	2		X	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

ADD    R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2		X	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

ADD    R5 R3 R3      # R5 <- R3+R3

```






```

STORE  R1 R2 IMM    # mem[ Addr ??? ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr ??? ]

ADD    R5 R3 R3      # R5 <- R3+R3




```



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3



```



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3



```



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2		X	
ADD	3		X	

STORE R1 R2 IMM # mem[Addr ???] <- R1!!
 (...)
 LOAD R3 R4 IMM # R3 <- mem[Addr A]
 ADD R5 R3 R3 # R5 <- R3+R3






OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3




```




```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3



```



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3

```






Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

OoO Issue Queue

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3




```



```

STORE  R1 R2 IMM      # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM      # R3 <- mem[Addr A]
ADD    R5 R3 R3        # R5 <- R3+R3




```



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1!!
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
ADD    R5 R3 R3      # R5 <- R3+R3

```





```

STORE  R1 R2 IMM # mem[Addr A] <- R1!!
(...)
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

ADD    R5 R3 R3   # R5 <- R3+R3

```



OoO Issue Queue

Instruction	ROB ID	R inum	M-dep inum	M ready
STORE				



OH
NO,
NOO,
NOOO...


```

STORE  R1 R2 IMM # mem[Addr A] <- R1!!
(...)
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

ADD    R5 R3 R3   # R5 <- R3+R3

```



Load/Store PC

Ordered Store Table (LFST)	
Minimum	Valid
m	

Instruction	ROB ID	R	M-dep innum	M ready
STORE				

OoO Issue Queue


OH
NO,
NOO,
NOOO...

```

STORE  R1 R2 IMM # mem[Addr A] <- R1!!
(...)
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

ADD    R5 R3 R3   # R5 <- R3+R3

```



Trap the LOAD,
send it to fetch again,
undo **ALL YOUNGER**
INSTRUCTIONS...

Instruction	ROB ID	R inum	M-dep ready
STORE			

OoO Issue Queue


OH
NO,
NOO,
NOOO...

```

STORE  R1 R2 IMM # mem[Addr A] <- R1!!
(...)
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

ADD    R5 R3 R3   # R5 <- R3+R3


```



	Instruction	ROB ID	R inum	M-dep ready
OoO Issue Queue	STORE			

OH
NO,
NOO,
NOOO...

...and keep a record of this memory-order violation!!!






```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

ADD    R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

ADD    R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

ADD    R5 R3 R3        # R5 <- R3+R3

```



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

ADD    R5 R3 R3      # R5 <- R3+R3

```



STORE's PC

XOR

SSID A

LOAD's PC

Load/Store PC

Store Set ID Table (SSIT)

Set ID

Valid

SSID A

SSID A

inum

Now, the next time we see this STORE-LOAD pair, we will know better than to fall again for this memory-order violation...



Instruction	ROB ID	R ready	M-dep inum	M ready
	0		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

ADD    R5 R3 R3      # R5 <- R3+R3

```



Let's replay this example, again from the top! :)



Instruction	ROB ID	R ready	M-dep inum	M ready
	0		X	


```

STORE  R1 R2 IMM    # mem[R2+IMM] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready


→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3




OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready


 STORE R1 R2 IMM
 (...)
 LOAD R3 R4 I
 ADD R5 R3 I

The STORE must now **notify** that it was the last STORE to be fetched...



Tail 

OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

Load/Store PC

STORE's PC

Store Set ID Table (SSIT)

Set ID Valid

SSID A

SSID A


Last-Fetched Store Table (LFST)

M-dep inum Valid

inum


→ STORE R1 R2 IMM
 (...)
 LOAD R3 R4 I
 ADD R5 R3 I

The STORE must now **notify** that it was the last STORE to be fetched...




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

OoO Issue Queue




→ STORE R1 R2 IMM
 (...)
 LOAD R3 R4 I
 ADD R5 R3 I

The STORE must now **notify** that it was the last STORE to be fetched...




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

OoO Issue Queue



→ STORE R1 R2 IMM
 (...)
 LOAD R3 R4 I
 ADD R5 R3 I

Now the LOAD will know it should wait for a wake-up of the STORE whose ROB ID is #0...



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

Load/Store PC

STORE's PC

Store Set ID Table (SSIT)


Set ID	Valid
SSID A	
SSID A	

Last-Fetched Store Table (LFST)

M-dep inum	Valid
ROBID 0	

→ STORE R1 R2 IMM
 (...)
 LOAD R3 R4 I
 ADD R5 R3 I

Notice also that the STORE is M-ready since the previous LFST entry was invalid...




OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	



Load/Store PC

STORE's PC



→ STORE R1 R2 IMM # mem[Addr ???] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	





```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```

ROB



R4-producer instr.





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- mem[R4+IMM]
ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- mem[R4+IMM]
ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		0	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- me [Addr ???]
ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		0	

```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



ADD



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

➔ ADD   R5 R3 R3     # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]
➔ ADD   R5 R3 R3     # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		!	
R4prod	1		X	
LOAD	2	0		
ADD	3	X		

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr ???]

➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr ??? ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr ??? ]

➔ ADD   R5 R3 R3     # R5 <- R3+R3




```



```

STORE  R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM # R3 <- mem[Addr A]
➔ ADD  R5 R3 R3   # R5 <- R3+R3



```




```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2			
ADD	3		X	

STORE R1 R2 IMM
(...)

LOAD R3 R4 IMM

ADD R5 R3 IMM

Now the LOAD waits for the STORE!! Awesome :)



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2			
ADD	3		X	

Load/Store PC

Index

Store Set ID Table (SSIT)

Set ID Valid

SSID A

SSID A

Last-Fetched Store Table (LFST)



M-dep inum Valid

ROBID 0

```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

➔ ADD  R5 R3 R3      # R5 <- R3+R3

```






OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```





```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]


➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue

Instruction	ID	ready		M-dep inum	M ready
LOAD	2				
ADD	3		X		





```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]


➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue




LOAD	2			
ADD	3		X	




```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue




```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

```




```


ADD    R1 R2 IMM    # R1 <- R2 + IMM

```

Don't forget to mark the LFST entry (if it still refers to itself) as invalid, i.e. no worries about M-dependencies from this STORE :))



!!




```

STORE  R1 R2 IMM # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM # R3 <- mem[ Addr A ]




```



ADD ... R3
 Don't forget to mark the
 LFST entry (if it still refers
 to itself) as invalid, i.e. no
worries about
M-dependencies from this
 STORE :)





ROB



```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
LOAD	2		0	
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD   R5 R3 R3     # R5 <- R3+R3

```






OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3




```



```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3



```



```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD   R5 R3 R3     # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
ADD	3		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD   R5 R3 R3     # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready


```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]
➔ ADD  R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

```



ADD R1 R2 R3

Alright! Now, for our last trick of the night...

Load/Store PC

	Index	
--	-------	--


Set ID		Valid
SSID A		
SSID A		

Load-Store Table (LFST)

M-dep inum	Valid
ROBID 0	

ROB

				3	2	1	0
				ADD	LOAD	R4prod	STORE



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

```

STORE  R1 R2 IMM # mem[ Addr A ] <- R1
(...)
LOAD   R3 R4 IMM # R3 <- mem[ Addr A ]

```





ADD R1 R2 R3

...**WHAT IF** there was
another, new STORE in
 between the
 LOAD-STORE pair??


Load/Store PC

Index

Load-Store Table (LFST)



ROB



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready

```

STORE  R1 R2 IMM    # mem[R2+IMM] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3

```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

→ STORE R1 R2 IMM # mem[R2+IMM] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	

→ STORE R1 R2 IMM # mem[Addr ???] <- R1
 (...)
 LOAD R3 R4 IMM # R3 <- mem[R4+IMM]

 ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	





```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```

ROB



R4-producer instr.



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	




```


STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```

ROB



R4-producer instr.



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...)
LOAD R3 R4 IMM # R3 <- mem[R4+IMM]


ADD R5 R3 R3 # R5 <- R3+R3

ROB



Load/Store PC

NEW STORE!!



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	



```

STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...)
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
  
```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```

STORE  R1 R2 IMM      # mem[Addr ???] <- R1
(...) STORE  R1 R8 IMM  # mem[Addr ???] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[R4+IMM]

ADD    R5 R3 R3       # R5 <- R3+R3
  
```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```
STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...) STORE  R1 R8 IMM    # mem[Addr ???] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
```





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```
STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
```



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```
STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...) STORE  R1 R8 IMM    # mem[Addr ???] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]


ADD    R5 R3 R3      # R5 <- R3+R3
```

ROB



Load/Store PC

LOAD's PC



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```
STORE  R1 R2 IMM # mem[Addr ???] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD   R3 R4 IMM # R3 <- mem[R4+IMM]


ADD    R5 R3 R3 # R5 <- R3+R3
```

ROB



Load/Store PC

LOAD's PC



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	



```
STORE  R1 R2 IMM    # mem[Addr ???] <- R1
(...) STORE  R1 R8 IMM    # mem[Addr ???] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[R4+IMM]

ADD    R5 R3 R3      # R5 <- R3+R3
```

ROB



Load/Store PC

LOAD's PC

Store Set ID Table (SSIT)

Set ID	Valid
SSID A	
SSID A	

Last-Fetched Store Table (LFST)

M-dep inum	Valid
ROBID 0	

OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	
LOAD	3		0	



```
STORE  R1 R2 IMM # mem[Addr ???] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD   R3 R4 IMM # R3 <- mem[R4+IMM]

ADD    R5 R3 R3 # R5 <- R3+R3
```

ROB



Load/Store PC

LOAD's PC

Store Set ID Table (SSIT)

Set ID	Valid
SSID A	
SSID A	

Last-Fetched Store Table (LFST)

M-dep inum	Valid
ROBID 0	

OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod				
STORE			X	
LOAD	3		0	

OOF...




```
STORE  R1 R2 IMM # mem[Addr ???] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr ???]
ADD    R5 R3 R3 # R5 <- R3+R3
```

ROB



Load/Store PC

LOAD's PC





OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod				
STORE			X	
LOAD	3		0	



STORE R1 R2 IMM # mem[Addr ???] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD R3 R4 IMM # R3 <- mem[Addr ???]

ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue


Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	
LOAD	3		0	

```


STORE  R1 R2 IMM      # mem[Addr ???] <- R1
(...) STORE  R1 R8 IMM  # mem[Addr ???] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[Addr ???]

```

➔ **ADD** R5 R3 R3 # R5 <- R3+R3



ADD



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	
LOAD	3		0	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr ??? ]


```




```

ADD    R5 R3 R3      # R5 <- R3+R3

```



ADD





Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr ??? ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
R4prod	1		X	
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr ??? ]



```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		!	
R4prod	1			
STORE	2		X	
LOAD	3	0		
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr ??? ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr ??? ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3




```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]



```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```





Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
STORE	2	!!	X	
LOAD	3			
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr ??? ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	0		X	
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3        # R5 <- R3+R3

```



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```




```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]



```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	
LOAD	3		0	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]



```




```

ADD    R5 R3 R3      # R5 <- R3+R3

```



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	
LOAD	3			
ADD	4		X	



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```





```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM      # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	
ADD	4		X	

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]



```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	



OoO Issue Queue

```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3



OoO Issue Queue




Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	

```

STORE  R1 R2 IMM    # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM    # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[ Addr A ]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3




```

STORE  R1 R2 IMM      # mem[ Addr A ] <- R1
(...) STORE  R1 R8 IMM  # mem[ Addr ??? ] <- R1
LOAD   R3 R4 IMM      # R3 <- mem[ Addr A ]




```



```

ADD    R5 R3 R3      # R5 <- R3+R3

```



```

STORE  R1 R2 IMM # mem[Addr] <- R1
(...) STORE R1 R8 IMM # mem[Addr ???] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]




```



```

ADD    R5 R3 R3 # R5 <- R3+R3

```



```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]




```



```

ADD    R5 R3 R3 # R5 <- R3+R3

```



```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]



```



```

ADD    R5 R3 R3 # R5 <- R3+R3

```



Load/Store PC

Reordered Store Table (LFST)

innum Valid

ID 0

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE				

OoO Issue Queue

OH NO, NOO, NOOO...

```

STORE  R1 R2 IMM    # mem[Addr A] <- R1
(...) STORE  R1 R8 IMM    # mem[Addr A] <- R1
LOAD   R3 R4 IMM    # R3 <- mem[Addr A]


```




```

ADD    R5 R3 R3      # R5 <- R3+R3

```



Trap the LOAD,
send it to fetch again,
undo **ALL YOUNGER**
INSTRUCTIONS...



```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]


```




```

ADD    R5 R3 R3 # R5 <- R3+R3

```



...and keep a record of this memory-order violation!!!



OoO Issue Queue

Instruction	ROB ID	R ready	M-dep inum	M ready
STORE		Green		Green

OH NO, NOO, NOOO...

```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

```





```

ADD    R5 R3 R3 # R5 <- R3+R3

```

NEW STORE's PC

SSID A



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	

OoO Issue Queue



```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE  R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3

NEW STORE's PC ➔ SSID A



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	

OoO Issue Queue




```

STORE  R1 R2 IMM # mem[Addr A] <- R1
(...) STORE  R1 R8 IMM # mem[Addr A] <- R1
LOAD   R3 R4 IMM # R3 <- mem[Addr A]

```

➔ ADD R5 R3 R3 # R5 <- R3+R3


NEW STORE's PC ➔ SSID A



Instruction	ROB ID	R ready	M-dep inum	M ready
STORE	2		X	


OoO Issue Queue

➡ ADD R5 R3 R3 # R5 <- R3+R3



Instruction	ROB ID	R ready	M-dep inum	M ready
Instruction 1	1			
Instruction 2	2			
Instruction 3	3			
Instruction 4	4			
Instruction 5	5			
Instruction 6	6			
Instruction 7	7			
Instruction 8	8			
Instruction 9	9			
Instruction 10	10			
Instruction 11	11			
Instruction 12	12			
Instruction 13	13			
Instruction 14	14			
Instruction 15	15			
Instruction 16	16			
Instruction 17	17			
Instruction 18	18			
Instruction 19	19			
Instruction 20	20			
Instruction 21	21			
Instruction 22	22			
Instruction 23	23			
Instruction 24	24			
Instruction 25	25			
Instruction 26	26			
Instruction 27	27			
Instruction 28	28			
Instruction 29	29			
Instruction 30	30			
Instruction 31	31			
Instruction 32	32			
Instruction 33	33			
Instruction 34	34			
Instruction 35	35			
Instruction 36	36			
Instruction 37	37			
Instruction 38	38			
Instruction 39	39			
Instruction 40	40			
Instruction 41	41			
Instruction 42	42			
Instruction 43	43			
Instruction 44	44			
Instruction 45	45			
Instruction 46	46			
Instruction 47	47			
Instruction 48	48			
Instruction 49	49			
Instruction 50	50			
Instruction 51	51			
Instruction 52	52			
Instruction 53	53			
Instruction 54	54			
Instruction 55	55			
Instruction 56	56			
Instruction 57	57			
Instruction 58	58			
Instruction 59	59			
Instruction 60	60			
Instruction 61	61			
Instruction 62	62			
Instruction 63	63			
Instruction 64	64			
Instruction 65	65			
Instruction 66	66			
Instruction 67	67			
Instruction 68	68			
Instruction 69	69			
Instruction 70	70			
Instruction 71	71			
Instruction 72	72			
Instruction 73	73			
Instruction 74	74			
Instruction 75	75			
Instruction 76	76			
Instruction 77	77			
Instruction 78	78			
Instruction 79	79			
Instruction 80	80			
Instruction 81	81			
Instruction 82	82			
Instruction 83	83			
Instruction 84	84			
Instruction 85	85			
Instruction 86	86			
Instruction 87	87			
Instruction 88	88			
Instruction 89	89			
Instruction 90	90			
Instruction 91	91			
Instruction 92	92			
Instruction 93	93			
Instruction 94	94			
Instruction 95	95			
Instruction 96	96			
Instruction 97	97			
Instruction 98	98			
Instruction 99	99			
Instruction 100	100			


➡ ADD R5 R3 R3 # R5 <- R3+R3

203

Assignment Rules

1. If neither the LOAD nor the STORE been assigned a store set, a SSID is generated and assigned to both instructions
2. If only the LOAD has been assigned a store set, the STORE is assigned to the LOAD's store set
3. If only the STORE has been assigned a store set, the LOAD is assigned to the STORE store set
4. If both the LOAD and the STORE have already been assigned to store sets, one of the two store sets is declared the "winner" and the other inherits the winner SSID.

Clear conditions




A SSIT entry is validated and an SSID is assigned to the corresponding entry when a LOAD or a STORE is involved in a memory-order violation. However, these entries in the SSIT remain valid for the rest of the program.

Unrelated LOADs or STOREs can share a SSIT entry after time, causing undesired dependences, a method of invalidating those entries is needed, authors propose two:

▷ ...

Clear conditions




Unrelated LOADs or STOREs can share a SSIT entry after time, causing undesired dependences, a method of invalidating those entries is needed, authors propose two:

- ▷ Clear SSIT after an arbitrary amount of cycles, i.e. every million
- ▷ 2-bit counter per entry in a two-state branch-prediction fashion, where the MSB indicates if the entry is valid.

Every time a LOAD-STORE dependence is enforced, it is checked if it generates a false dependency, then, the counter of the STORE is updated

Table sizes

**Figure 6.4: Performance Sensitivity to
Number of Entries in SSIT**



Thoughts about the paper

- ▷ The store set invalidation mechanisms seems on the simpler side, counters could interfere in some patterns.
- ▷ They mention the benefit of requiring executing STOREs in store sets in order eliminates write-after-write hazard detection mechanisms, but what happens two STOREs to the same address do not have a LOAD causing a memory-order violation??
- ▷ In the example of two STOREs followed by a LOAD to the same address, if this piece of code is inside of a loop, what limits the first STORE in a second iteration to be issued before the LOAD of the first iteration (RAW memory hazard)?

Eskerrik asko!