ECC in CVA6-Ariane processor

Sergio García Esteban Asier Fernández de Lecea Navarro

- Fundamentals of Error Correction Codes (ECC)
 - o Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction

- Fundamentals of Error Correction Codes (ECC)
 - o Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - o Encoder, decoder, fault injector...

- Fundamentals of Error Correction Codes (ECC)
 - o Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - Encoder, decoder, fault injector...
- Where ECC modules should go in your processor
 - What to do and where to put them in your processor

- Fundamentals of Error Correction Codes (ECC)
 - o Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - Encoder, decoder, fault injector...
- Where ECC modules should go in your processor
 - What to do and where to put them in your processor
- Implementation details: a perilous and headache-ridden path
 - Final account of what we have managed to accomplish

The main idea being error correction codes is this:

The main idea being error correction codes is this:

 You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)

The main idea being error correction codes is this:

- You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)
- The integrity of data in memory is essential for programs to run correctly (obviously)

The main idea being error correction codes is this:

- You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)
- The integrity of data in memory is essential for programs to run correctly (obviously)
- If that's the case, how does one (1) detect errors in data words and (2) correct them?


Quick and dirty explanation:

Quick and dirty explanation:

 Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits

Quick and dirty explanation:

 Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits




Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits





Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!
- More data bits means more groups of bits to keep a check-bit for





Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!
- More data bits means more groups of bits to keep a check-bit for






FIGURE 5.23 Parity bits, data bits, and field coverage in a Hamming ECC code for eight data bits.

Source: Computer Organization and Design The Hardware Software Interface - 2nd Edition -Patterson, Hennessy

Wait, how do you detect and correct errors again?







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

Data bits: 1001






Source: CMOS VLSI Design


A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

Data bits: 1001

Check bits for the above data: 100





Source: CMOS VLSI Design


A Circuits and Systems Perspective - 4th


Wait, how do you detect and correct errors again?

Data bits: 1001

Check bits for the above data: 100

Repr: 1001100





Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th


Wait, how do you detect and correct errors again?


Data bits: 1001

Check bits for the above data: 100

Repr: 1001100

 Let's say some alpha particle comes in and modifies the data: 1101100







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the pve data: 100
- Repr: **1001**<u>100</u>
- Let's say some alpha—ticle comes in and modifies the data: 1101100







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: 1001100
- Let's say some alpha particle comes in and modifies the data: 1101100
- In theory, **1101** should yield <u>010</u>







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: 1001100
- Let's say some alpha particle comes in and modifies the data: 1101100
- In theory, **1101** should yield <u>010</u>
- XOR(<u>100</u>, <u>010</u>) = <u>**110**</u>







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: 1001100
- Let's say some alpha particle comes in and modifies the data: 1101100
- In theory, **1101** should yield <u>010</u>
- XOR(<u>100</u>, <u>010</u>) = <u>**110**</u>
- Wait, <u>110</u> is <u>6</u> in binary, the position of the bit that was flipped by the alpha particle!






Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the ove data: 100
- Repr: **1001**100
- Let's say some alpha—ticle comes in and modifies the data: 1101100
- In theory, **1101** should yield <u>010</u>
- XOR(<u>100</u>, <u>010</u>) = <u>**110**</u>
- Wait, <u>110</u> is <u>6</u> in binary, the position of the bit that was flipped by the alpha particle!




Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Wait, how do you detect and correct errors again?


- Data bits: 1001
- Check bits for the ove data: 100
- Repr: **1001**100
- Let's say some alpha—ticle comes in and modifies the data: 1101100
- In theory, **1101** should yield <u>010</u>
- XOR(<u>100</u>, <u>010</u>) = <u>**110**</u>
- Wait, <u>110</u> is <u>6</u> in binary, the position of the bit that was flipped by the alpha particle!
- XOR-ing the unmodified check bits with the supposed check bits yields the SYNDROME: the erroneous bit flipped!!



Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

 Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code





Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

Check Bits

- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist
- As the name suggests, with this we can correct single bit errors (watch out for odd-number bitflips...) but only detect double-bit errors (evennumbered bit-flips, to be more specific...)







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist
- As the name suggests, with this we can correct single bit errors (watch out for odd-number bitflips...) but only detect double-bit errors (evennumbered bit-flips, to be more specific...)
- If the parity bit of the possibly-erroneous data matches with the supposed parity bit <u>AND</u> the check bits don't match, there has been a doublebit error!







Source: CMOS VLSI Design

A Circuits and Systems Perspective - 4th

The logic for managing SEC-DED codes is a bit cumbersome...




But a paper from the 70's simplifies the logic by a lot... This is what we ended up implementing!




But a paper from the 70's simplifies the logic by a lot... This is what we ended up

implementing!



Other check bit patterns also exist...



Sources:

CMOS VLSI Design: A Circuits and Systems Perspective - 4th Edition - Weste, Harris

- → pages 468-470
- → pages 543-544

Computer Organization and Design: The Hardware Software Interface - 2nd RISC-V Edition - Patterson, Hennessy

- → pages 433-436
- → pages A-(64-66)


https://people.eecs.berkeley.edu/~culler/cs252-s02/papers/hsiao70.pdf

https://www.slideshare.net/SkCheah/memory-ecc-the-comprehensive-of-secded

Video by Ben Eater:

Checksums and Hamming distance


https://www.youtube.com/watch?v=ppU41c15Xho



Video by Ben Eater:

What is error correction? Hamming codes in hardware


https://www.youtube.com/watch?v=h0jloehRKas



Video by 3Blue1Brown (more math-related):

How to send a self-correcting message (Hamming codes)

https://www.youtube.com/watch?v=X8jsijhllIA



Video by 3Blue1Brown (more math-related):

Hamming codes part 2, the elegance of it all


https://www.youtube.com/watch?v=b3NxrZOu_CE

```
Hamming codes, part 2
          the elegance
reduce(
   lambda x, y: x ^ y,
   # Active positions
   [i for (i, bit) in enumerate(block) if bit]
```

Modules for implementing and testing ECC functionalities

Encoder


- Generate ECC bits
- Hsiao algorithm



Modules for implementing and testing ECC functionalities

Decoder


- Recalculate syndrome
- Detect/Correct 1-bit errors
- Detect 2-bit errors
- Error signals



Modules for implementing and testing ECC functionalities

Fault Injector

- Functionality test
- Inject errors
 - No error
 - 1-bit error
 - 2-bit error
 - Random




Ariane cache

- 8-way 32 KB associative cache with 16 byte line sizes
- write-back with no write allocation




Simple implementation

- Extend tag and data sizes to store ecc bits
- Insert Decoder to correct single bit errors
- Connect output signals to invalidate or launch exception in case of double bit errors




Testing implementation

- Insert Encoder to simulate ECC in toplevel cache
- Insert Fault Injector to simulate errors




Actual High-End implementation example



Zhou, Y.; Liu, H.; Xiang, Q.; Yin, C. High-Performance and Flexible Design Scheme with ECC Protection in the Cache. *Micromachines* **2022**, *13*, 1931. https://doi.org/10.3390/mi13111931

 The <u>Ariane processor</u> (now called CVA6) is one of the seven RISC-V cores developed and maintained by <u>OpenHW Group</u>






CVA6 diagram, from https://github.com/openhwgroup/cva6


- The <u>Ariane processor</u> (now called CVA6) is one of the seven RISC-V cores developed and maintained by <u>OpenHW Group</u>
- Their projects include (all of them "open source"):
 - Two application-class cores in CVA5 and CVA6 (with M, S, U privilege levels for operating system support and the like)
 - Five smaller embedded cores in CV32E40{P,X,S}, CV32E41P and CVE2






CVA6 diagram, from https://github.com/openhwgroup/cva6

 OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities




Source: <u>core-v-verif readthedocs page</u>

- OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities
- Source code and RTL for CVA6 in https://github.com/openhwgroup/cva6




Source: core-v-verif readthedocs page

- OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities
- Source code and RTL for CVA6 in https://github.com/openhwgroup/cva6
- In the <u>core-v-verif</u> repository resides the verification part of all the cores
 - CV32E40P core is the more mature and stable of the projects
 - Others not so much, varying levels of progress...



Source: core-v-verif readthedocs page



Why are we mentioning these two repositories? What does <u>core-v-verif</u> add to the table?

Why are we mentioning these two repositories? What does <u>core-v-verif</u> add to the table?


The verification of (all) the cores includes <u>RISC-V compliance tests</u> and <u>per-instruction</u>
 <u>testbenches</u> to confirm functionality of the processor

Why are we mentioning these two repositories? What does <u>core-v-verif</u> add to the table?

- The verification of (all) the cores includes <u>RISC-V compliance tests</u> and <u>per-instruction</u> <u>testbenches</u> to confirm functionality of the processor
- A key aspect of correct ECC implementation is noticing whether a "flipped" line in cache (so, with errors) is touched or used at all by a program and responds correctly (exception and/or invalidation of cache line, correction of single-bit errors...)
 - Bit-flips could be introduced to cache lines that are not touched by a program, possibly resulting in processor-related errors (<u>introduced by modifications of unaware students, most likely</u>) going unnoticed
 - The more testbenches to confirm this with, the better

Why are we mentioning these two repositories? What does core-v-verif add to the table?

- The verification of (all) the cores includes <u>RISC-V compliance tests</u> and <u>per-instruction</u> <u>testbenches</u> to confirm functionality of the processor
- A key aspect of correct ECC implementation is noticing whether a "flipped" line in cache (so, with errors) is touched or used at all by a program and responds correctly (exception and/or invalidation of cache line, correction of single-bit errors...)
 - Bit-flips could be introduced to cache lines that are not touched by a program, possibly resulting in processor-related errors (introduced by modifications of unaware students, most likely) going unnoticed
 - The more testbenches to confirm this with, the better
- Depending on the type of bit flip introduced (either no errors, single-bit errors or double-bit errors),
 the results for any and all testbenches are easily predictable
 - PASSED for no errors or single-bit errors and (many) UNPASSED testbenches for double-bit errors





Integration-hell bullet points:

 CVA6 is a <u>big project</u> (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)




- CVA6 is a <u>big project</u> (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- <u>core-v-verif</u> is <u>even bigger</u> and depends on many other RISC-V-related projects and tools



- CVA6 is a <u>big project</u> (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- <u>core-v-verif</u> is <u>even bigger</u> and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)



- CVA6 is a <u>big project</u> (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- <u>core-v-verif</u> is <u>even bigger</u> and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)
- All this results in:




- CVA6 is a <u>big project</u> (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- <u>core-v-verif</u> is <u>even bigger</u> and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)
- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking




- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking




- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking
- Our final report consists of a 30-page tutorial on how to modify and "fix" the CVA6 and the <u>core-v-verif</u> repositories to obtain waveform files for all the compliance and instruction tests of the processor, as well as a brief explanation of the cache subsystem within CVA6



- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking
- Our final report consists of a on how to modify and "fix" core-v-verif repositories to files for all the compliance of the processor, as well as a of the cache subsystem within





Questions?