Contention and memory controllers

An introduction to (ideas on) tracking multi-core contention in DRAM

Asier Fernández de Lecea Francisco J. Cazorla

In this presentation we will be talking about the following:

 First, some theoretical background on memory controllers (MCs) and some DRAM specifics

- First, some theoretical background on memory controllers (MCs) and some DRAM specifics
- Motivation for the work

- First, some theoretical background on memory controllers (MCs) and some DRAM specifics
- Motivation for the work
- How multicore contention takes place within the memory controller

- First, some theoretical background on memory controllers (MCs) and some DRAM specifics
- Motivation for the work
- How multicore contention takes place within the memory controller
- What we propose VS. what's currently out there

- First, some theoretical background on memory controllers (MCs) and some DRAM specifics
- Motivation for the work
- How multicore contention takes place within the memory controller
- What we propose VS. what's currently out there
- Status of our work so far

Executive summary

The presentation, in a few sentences:

 We propose an extension of an MC's timing-constraints table that regulates the execution of DRAM commands

Executive summary


The presentation, in a few sentences:


- We propose an extension of an MC's timing-constraints table that regulates the execution of DRAM commands
- The timing-constraints table can be expanded upon to incorporate different levels of contention specificity


Executive summary


The presentation, in a few sentences:

- We propose an extension of an MC's timing-constraints table that regulates the execution of DRAM commands
- The timing-constraints table can be expanded-upon to incorporate different levels of contention specificity
- This extension is compatible with static- and dynamic-command-scheduling controllers











DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM



DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM


- Read transactions → cache misses
- Write transactions → dirty cache lines or data from HDD



DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM

- Read transactions → cache misses
- Write transactions → dirty cache lines or data from HDD


Memory controllers communicate with DRAM through (1) an address bus, (2) a command bus and (3) a data bus



DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM

- Read transactions → cache misses
- Write transactions → dirty cache lines or data from HDD

Memory controllers communicate with DRAM through (1) an address bus, (2) a command bus and (3) a data bus




DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM

- Read transactions → cache misses
- Write transactions → dirty cache lines or data from HDD

Memory controllers communicate with DRAM through (1) an address bus, (2) a command bus and (3) a data bus

A memory controller communicates to DRAM devices the necessary **DRAM commands** to **fulfill read/write transactions**




DRAM MCs manage <u>read</u> and <u>write transactions</u> from CPU to DRAM


- Read transactions → cache misses
- ullet Write transactions o dirty cache lines or data from HDD

Memory controllers communicate with DRAM through (1) an address bus, (2) a command bus and (3) a data bus


A memory controller communicates to DRAM devices the necessary **DRAM commands** to **fulfill read/write transactions**


Wait... DRAM commands???






DO <u>NOT</u> QUOTE ME ON THIS!!!






Let's get into DRAM commands and JEDEC timing constraints!! :)


 Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>




- Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>
- Once data is residing in the sense amplifiers (also called row buffer), data can be either <u>READ</u>




- Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>
- Once data is residing in the sense amplifiers (also called row buffer), data can be either <u>READ</u> or <u>WRITTEN</u>




- Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>
- Once data is residing in the sense amplifiers (also called row buffer), data can be either <u>READ</u> or <u>WRITTEN</u>
- If another row is needed, data residing in the row buffer must be brought back to the data array through a <u>PRECHARGE</u> command (reads are destructive)




- Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>
- Once data is residing in the sense amplifiers (also called row buffer), data can be either <u>READ</u> or <u>WRITTEN</u>
- If another row is needed, data residing in the row buffer must be brought back to the data array through a <u>PRECHARGE</u> command (reads are destructive)
- After precharging the previous row, <u>the cycle of</u>
 <u>ACT-READ/WRITE-PRE</u> starts all over again...




- Moving data from the data array to the sense amplifiers is done through an <u>ACTIVATE command (ACT)</u>
- Once data is residing in the sense amplifiers (also called row buffer), data can be either <u>READ</u> or <u>WRITTEN</u>
- If another row is needed, data residing in the row buffer must be brought back to the data array through a <u>PRECHARGE</u> command (reads are destructive)
- After precharging the previous row, <u>the cycle of</u>
 <u>ACT-READ/WRITE-PRE</u> starts all over again...







KEY IDEA: DRAM commands must respect certain timing constraints between each other to ensure integrity of data





KEY IDEA: DRAM commands must respect certain timing constraints between each other to ensure integrity of data






KEY IDEA: DRAM commands must respect certain timing constraints between each other to ensure integrity of data








Front-end: transaction-level management


Back-end: DRAM



Front-end: transaction-level management

Back-end: DRAM

command generation



Front-end: transaction-level management


Not so relevant, contention-wise

34

This is where the magic happens!!

Back-end: DRAM command generation






Front-end:

transaction-level management


Not so relevant, contention-wise

Let's start with transaction management:




Let's start with transaction management:


 The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished yet</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u>
 <u>the MC</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u>
 <u>the MC</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u>
 <u>the MC</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u>
 <u>the MC</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u>
 <u>the MC</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u>
 <u>be scheduled</u> to DRAM




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u> <u>be scheduled</u> to DRAM
- For the purposes of this presentation, scheduling a transaction only implies <u>moving</u> <u>it from top to bottom for DRAM command</u> <u>generation</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u> <u>be scheduled</u> to DRAM
- For the purposes of this presentation, scheduling a transaction only implies <u>moving</u> <u>it from top to bottom for DRAM command</u> <u>generation</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u> <u>be scheduled</u> to DRAM
- For the purposes of this presentation, scheduling a transaction only implies <u>moving</u> <u>it from top to bottom for DRAM command</u> <u>generation</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u> <u>be scheduled</u> to DRAM
- For the purposes of this presentation, scheduling a transaction only implies <u>moving</u> <u>it from top to bottom for DRAM command</u> <u>generation</u>




- The Pending RDs/WRs queues hold information on <u>transactions that have not</u> <u>finished vet</u>
- They <u>regulate</u> which transactions <u>can enter</u> the MC
- RD and WR buffers hold the <u>transactions to</u> <u>be scheduled</u> to DRAM
- For the purposes of this presentation, scheduling a transaction only implies <u>moving</u> <u>it from top to bottom for DRAM command</u> <u>generation</u>






Let's go down to DRAM command generation:


 Scheduling moves stuff from top to bottom, that much is clear




- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>




- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>
- Addresses are divided into segments defining the <u>channel, rank, bank, row and column</u> that the transaction is accessing





- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>
- Addresses are divided into segments defining the <u>channel</u>, <u>rank</u>, <u>bank</u>, <u>row and column</u> that the transaction is accessing
- This is called the address mapping of the MC







- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>
- Addresses are divided into segments defining the <u>channel</u>, <u>rank</u>, <u>bank</u>, <u>row and column</u> that the transaction is accessing
- This is called the address mapping of the MC







- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>
- Addresses are divided into segments defining the <u>channel</u>, <u>rank</u>, <u>bank</u>, <u>row and column</u> that the transaction is accessing
- This is called the address mapping of the MC






- Scheduling moves stuff from top to bottom, that much is clear
- Address translation <u>places transactions into</u>
 <u>bank queues</u> according to their <u>target</u>
 <u>address</u>
- Addresses are divided into segments defining the <u>channel</u>, <u>rank</u>, <u>bank</u>, <u>row and column</u> that the transaction is accessing
- This is called the address mapping of the MC






Where are the DRAM commands though??




Where are the DRAM commands though??


• This is where the bank schedulers come in...





Where are the DRAM commands though??


This is where the bank schedulers come in...



























Structure (logical) of a memory controller WR addr2 Instead, we'll just consider the READ (tCCD) Whe following relevant points: READp (tCCD) Reading Refresh (tRFC) Scheduler transforms requests into Schedul PRE(tRAS ACT(tRCD) DRAM commands DRAM command generation must respect timing constraints WRITEp (tCCD) obal scheduler Open Bank #0 queue Figure 2.2: DRAM Operation State Machine. Close 30 REQUIRED DRAM 45 COMMAND 83 PCHG Bank #0 Bank #n ACT Address info scheduler READ Ch Ra Bg Ba Rw Co scheduler WRITE RD addr1 REFRESH SREF IF (CURRENT_CYCLE) >= CMD TIMING TABLE[CMD TYPE]) READ Addr1 READ Addr2 ACT R/W WRITE Addr3 TRANSACTIONS TRY WITH ANOTHER EXECUTE COMMAND READ Addr4 TRANSACTION RD/WR UPDATE COMMAND DRAM commands WRITE Addr5 **PREC** READ Addr6 REMOVE TRANSACTION addr1 72


Structure (logical) of a memory controller WR addr2 Instead, we'll just consider the READ (tCCD) Whe following relevant points: READp (tCCD) Reading Refresh (tRFC) Scheduler transforms requests into Schedul PRE(tRAS ACT(tRCD) DRAM commands DRAM command generation must respect timing constraints WRITEp (tCCD) obal scheduler All issued DRAM commands update the Open enforcing timing constraints Bank #0 queue Figure 2.2: DRAM Operation State Machine. Close REQUIRED DRAM REFRESH 45 COMMAND 83 PCHG Bank #0 Bank #n ACT Address info scheduler READ Ch Ra Bg Ba Rw Co scheduler RD addr1 WRITE REFRESH SREF IF (CURRENT CYCLE) >= CMD TIMING TABLE[CMD TYPE]) READ Addr1 READ Addr2 ACT WRITE Addr3 **TRANSACTIONS** TRY WITH ANOTHER EXECUTE COMMAND READ Addr4 TRANSACTION RD/WR UPDATE COMMAND DRAM commands WRITE Addr5 **PREC** READ Addr6 addr1 73


DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	




Current clock value: N+1	


DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	








DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	




DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	






DRAM cmd type	OK clock c	ycle	
PCHG			
ACT	N	?	?
READ			
WRITE			
REFRESH			
SREF			







DRAM cmd type	OK clock c	ycle	
PCHG			
ACT	N	?	?
READ			
WRITE			
REFRESH			
SREF			




DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	




DRAM cmd type	OK clock cycle
PCHG	
ACT	N
READ	
WRITE	
REFRESH	
SREF	




DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	+ tZZZ
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC



DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC





DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC





DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC





This is where our HW proposal comes into

full view

 Main memory is an inscrutable black box of contention-induced delays between memory transactions

- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:

- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been **ACT**ivated

- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been <u>ACT</u>ivated
 - Page-miss counters
 - The row has to be <u>PRE</u>charged and <u>ACT</u>ivated; this is VERY slow...

- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been <u>ACT</u>ivated
 - Page-miss counters
 - The row has to be <u>PRE</u>charged and <u>ACT</u>ivated; this is VERY slow...
 - Page-read counters


- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been <u>ACT</u>ivated
 - Page-miss counters
 - The row has to be <u>PRE</u>charged and <u>ACT</u>ivated; this is VERY slow...
 - Page-read counters
 - Page-write counters

- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been <u>ACT</u>ivated
 - Page-miss counters
 - The row has to be <u>PRE</u>charged and <u>ACT</u>ivated; this is VERY slow...
 - Page-read counters
 - Page-write counters
- More information on interactions and delays between memory transactions could be used for the following:


- Main memory is an inscrutable black box of contention-induced delays between memory transactions
- The closest available thing to contention explainability comes in the form of:
 - Page-hit counters
 - The row that needs to be read/written has already been <u>ACT</u>ivated
 - Page-miss counters
 - The row has to be <u>PRE</u>charged and <u>ACT</u>ivated; this is VERY slow...
 - Page-read counters
 - Page-write counters
- More information on interactions and delays between memory transactions could be used for the following:
 - Optimizing core usage/pinning within main memory
 - Verification of stress tests or workloads through dedicated HW counters
 - Utilization metrics of different parts of main memory (bank, bankgroup, rank...)

Back-end view


DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC




DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC




DRAM cmd type	OK clock cycle
PCHG	+ tXXX
ACT	N + tYYY
READ	N + 150
WRITE	+ tAAA
REFRESH	+ tBBB
SREF	+ tCCC



DRAM cmd type	OK clock cycle	
PCHG	+ tXXX	
ACT	N + tYYY	
READ	N + 150	
WRITE	+ tAAA	
REFRESH	+ tBBB	
SREF	+ tCCC	



DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	С3




Back-end view, M

Current clock valu N+130 This column holds information on the <u>source-core field of the last</u> <u>DRAM command</u> to update a given timing constraint value...



DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3



Back-end view, M

Current clock valu N+130 As such, whenever a DRAM command cannot be issued because it does not comply with the enforcing timing constraints, core-accountability becomes core-to-core contention...



and address translation

DRAM cmd type OK clock cycle Last core to update

PCHG ... + tXXX C0

ACT

READ N + 150 C2

N + tYYY

C1

WRITE ... + tAAA C2

REFRESH ... + tBBB C3

SREF ... + tCCC C3

Global scheduler

Bank #0 queue

RD add C0

WR add B C1

RD add C3

Bank #0

Scheduler

RD add C3

RD add C4

RD add C5

DRAM commands


Back-end view, M

Current clock valu N+130 As such, whenever a DRAM command cannot be issued because it does not comply with the enforcing timing constraints, core-accountability becomes core-to-core contention...

۲		
	WR a dr2 C2	
L		

104

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	С3
SREF	+ tCCC	C3



KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

This holds true for the presented model of the memory controller (MC)

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	С3

KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

This holds true for the presented model of the memory controller (MC), which could be interpreted as:

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	С3

KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

This holds true for the presented model of the memory controller (MC), which could be interpreted as:

 MC with a static command scheduling policy, aka closed-page policy

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

This holds true for the presented model of the memory controller (MC), which could be interpreted as:

- 1. MC with a static command scheduling policy, aka closed-page policy
 - Typical in predictable MCs and the WCET world in general

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

KEY IDEA: the extension of the timing constraint table with source-core information allows core-to-core contention tracking whenever a memory transaction tries to issue its corresponding DRAM commands

This holds true for the presented model of the memory controller (MC), which could be interpreted as:

- MC with a static command scheduling policy, aka closed-page policy
 - Typical in predictable MCs and the WCET world in general
- 2. MC with dynamic command scheduling policy, aka open-page policy

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	С3

KEY IDEA: the extension of the timing constraint	DRAM cmd type	OK clock cycle	Last core to update
table with source-core information allows	PCHG	+ tXXX	C0
core-to-core contention tracking whenever a memory	. 5116	000	
transaction tries to issue its corresponding DRAM	ACT	N + tYYY	C1
commands		N + 150	C2
This holds true for the presented model of memory controller (MC), which could be it. More on the memory controller (MC), which could be it.	+ tAAA	C2	
as:		+ tBBB	C3
MC with a <u>static command scheduling policy</u> , aka closed-page policy	SREF	+ tCCC	C3
a. Typical in predictable MCs and the WCET world in general			
2. MC win dynamic command scheduling policy,			
aka open-page policy			

How is any of this relevant?

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	С3

How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	C3
SREF	+ tCCC	C3

How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

In fact, this "extending-of-the-timing-table" approach can be expanded upon...

DRAM cmd type	OK clock cycle	Last core to update
PCHG	+ tXXX	C0
ACT	N + tYYY	C1
READ	N + 150	C2
WRITE	+ tAAA	C2
REFRESH	+ tBBB	С3
SREF	+ tCCC	C3

Core-to-core




How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update	Address of request
PCHG	+ tXXX	C0	addr1
ACT	N + tYYY	C1	addr2
READ	N + 150	C2	addr3
WRITE	+ tAAA	C2	addr4
REFRESH	+ tBBB	C3	addr5
SREF	+ tCCC	C3	addr6



How is any of this relevant?

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the T2080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC



How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC



How is any of this re

The only obtainal contention is line at all, shout our into finer-level requests being

Main memory, in inscrutable black b contention we cannot right now.

In fact, this "extending-of-the-timing-table can be expanded upon...

Level 0 performance counters:

- Page hits
- Page misses
- Page reads
- Page writes

Address of request	Enforced time constr.
ddr1	tXXX
r2	tYYY
r3	tZZZ
dr4	tAAA
addr5	tBBB
addr6	tCCC

pe of contention

Time constraint analysis



How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (I) at all, shout out to the 12080) with no sort of ineight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC

Core-to-core	Type of contention	Time constraint analysis
//	//	


How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

In fact, this "extending-of-the-timing-table" approach can be expanded upon...



C3

addr6

Level 1

... + tCCC

SREF



tCCC

<u>Level 0 performance</u> <u>counters:</u>

Page hits
Page misses
Page reads
Page writes

The only obtainal contention is line at all, shout our into finer-level requests being

Ho.

Main memory, in inscrutable black b contention we cannot right now.

In fact, this "extending-of-the-timing-table can be expanded upon...


ceability

Level 1 performance counters:

- Level 0's perf. counters
- Core-to-core delays at MC's back-end
- Core-to-core delays also at MC's front-end

Address of request	Enforced time constr.
ddr1	tXXX
r2	tYYY
r3	tZZZ
dr4	tAAA
addr5	tBBB
addr6	tCCC

pe of contention






How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.

In fact, this "extending-of-the-timing-table" approach can be expanded upon...



C3

addr6

Level 1

... + tCCC

SREF




tCCC

How is any of this relevant?


Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.



DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	С3	addr5	tBBB
SREF	+ tCCC	С3	addr6	tCCC



<u>Level 0 performance</u> counters:

Page hits Page misses Page reads Page writes

The only obtainal contention is lin at all, shout ou into finer-level requests being

Main memory, in inscrutable black b contention we cannot right now.

In fact, this "extending-of-the-timing-table can be expanded upon...

ceability

Level 2 performance counters:

- Level 1's perf. counters
- Core-to-core delays with information on their placement in DRAM memory:
 - Within-bank dependencies
 - Within-bankgroup dependencies
 - Within-rank dependencies
 - 0 ..

<u>Level 1 performance</u> <u>counters:</u>

> Level 0 CX-CY back-end CX-CY front-end

request	Enforced time constr.				
ddr1	tXXX				
r2	tYYY				
r3	tZZZ				
dr4	tAAA				
addr5	tBBB				
addr6	tCCC				

contention




Time constraint analysis

How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.



	1			
DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	С3	addr6	tCCC




How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.



•				
DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC



<u>Level 0 performance</u> <u>counters:</u>

Page hits
Page misses
Page reads
Page writes

The only obtain contention is at all, shout into finer-lev requests bein

Ho

Main memory, inscrutable block

Level 2 performance counters:

Level 1 Contention w.r.t. placement Level 1 performance counters:

Level 0 CX-CY back-end CX-CY front-end

Level 3 performance counters:

Level 2's performance counters

10 apr

 Core-to-core delays at time-constraint level (finest level of granularity)

	Enforced				
request	time constr.				
addr1	tXXX				
ddr2	tYYY				
ddr3	tZZZ				
addr4	tAAA				
addr5	tBBB				
addr6	tCCC				

Type of contention

Time constraint analysis



<u>Level 0 performance</u> <u>counters:</u>

Page hits
Page misses
Page reads
Page writes

HO.

ceability


Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable block have of black magic of nasty contention.

Level 2 performance counters:

Level 1 Contention w.r.t. placement le" approach



Lev

Level 0 CX-CY back-end CX-CY front-end

DRAM cmd	OK clock	Last		Enforced
type	cycle	update	request	time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC			tCCC

Core-to-core



<u>Level 3 performance</u> <u>counters:</u>


Level 2
Timing constraint analysis

How is any of this relevant?

Level 0

The only obtainable data related to main-memory contention is limited to page-hits and page-misses (if at all, shout out to the 12080), with no sort of insight into finer-level details as to who/why are memory requests being delayed.

Main memory, in terms of contention, is an inscrutable black box of black magic of nasty contention we cannot get a proper understanding of right now.




Level 0: page-hits and page-misses

Level 1: core-to-core contention (including

inter-queue contention)

Level 2: memory-location-aware contention

Level 3: time constraint analysis



DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC



Level 0: page-hits and page-misses


Level 1: core-to-core contention (including

inter-queue contention)


Level 2: memory-location-aware contention

Level 3: time constraint analysis

The higher the level, the higher the accuracy and specificity of contention information, but also the higher the "hardware"/complexity cost...



DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
PCHG	+ tXXX	C0	addr1	tXXX
ACT	N + tYYY	C1	addr2	tYYY
READ	N + 150	C2	addr3	tZZZ
WRITE	+ tAAA	C2	addr4	tAAA
REFRESH	+ tBBB	C3	addr5	tBBB
SREF	+ tCCC	C3	addr6	tCCC



Level 0: page-hits and page-misses

Level 1: core-to-core contention (including


inter-queue contention)

Level 2: memory-location-aware contention


Level 3: time constraint analysis

The higher the level, the higher the accuracy and specificity of contention information, but also the higher the "hardware"/complexity cost...

This is also true of both command scheduling policies: static command scheduling **almost** behaves like a set of FIFO queues trying to issue DRAM commands



	DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
	PCHG	+ tXXX	C0	addr1	tXXX
	ACT	N + tYYY	C1	addr2	tYYY
	READ	N + 150	C2	addr3	tZZZ
	WRITE	+ tAAA	C2	addr4	tAAA
	REFRESH	+ tBBB	C3	addr5	tBBB
	SREF	+ tCCC	C3	addr6	tCCC



Level 0: page-hits and page-misses

Level 1: core-to-core contention (including


inter-queue contention)

Level 2: memory-location-aware contention

Level 3: time constraint analysis

The higher the level, the higher the accuracy and specificity of contention information, but also the higher the "hardware"/complexity cost...

This is also true of both command scheduling policies: static command scheduling **almost** behaves like a set of FIFO queues trying to issue DRAM commands, while dynamic command scheduling is more cumbersome...



	DRAM cmd type	OK clock cycle	Last core to update	Address of request	Enforced time constr.
	PCHG	+ tXXX	C0	addr1	tXXX
	ACT	N + tYYY	C1	addr2	tYYY
	READ	N + 150	C2	addr3	tZZZ
	WRITE	+ tAAA	C2	addr4	tAAA
	REFRESH	+ tBBB	C3	addr5	tBBB
	SREF	+ tCCC	C3	addr6	tCCC



• The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention
 - The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention
 - The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency
 - DRAMsim3 only supports one command scheduling policy (dynamic)

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention
 - The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency
 - DRAMsim3 only supports one command scheduling policy (dynamic)
 - Results can be obtained from the modified version of the simulator, maybe even presenting the modified simulator itself as a publication

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention
 - The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency
 - DRAMsim3 only supports one command scheduling policy (dynamic)
 - Results can be obtained from the modified version of the simulator, maybe even presenting the modified simulator itself as a publication
- Writing of paper-worthy stuff

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...
- DRAMsim3 simulator has been modified to record up to Level-3 contention
 - The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency
 - DRAMsim3 only supports one command scheduling policy (dynamic)
 - Results can be obtained from the modified version of the simulator, maybe even presenting the modified simulator itself as a publication

Writing of paper-worthy stuff

 This presentation and its figures (along with another, more-detailed presentation given for various master's course subjects) are essentially the background and introduction to MC-related concepts to build upon and explain in the intended future publication

- The main objective is to present a hardware proposal considering both statically- and dynamically-scheduled MCs, progressing from Level 0 to 3 of complexity
 - The value of our proposal also lies in the managing of complex DRAM/MC concepts such as precharge arbitration, four-activation-window enforcements, accounting for the various queue traversal policies within the MC...

• DRAMsim3 simulator has been modified to record up to Level-3 contention

- The work performed in the simulator has served to establish the theoretical bases of MCs and how to modify/retouch them for contention transparency
- DRAMsim3 only supports one command scheduling policy (dynamic)
- Results can be obtained from the modified version of the simulator, maybe even presenting the modified simulator itself as a publication

Writing of paper-worthy stuff

- This presentation and its figures (along with another, more-detailed presentation given for various master's course subjects) are essentially the background and introduction to MC-related concepts to build upon and explain in the intended future publication
- Explanation of contention tracking on a static-command-scheduling MC is almost finished, along with the hardware proposal itself in the form of logical blocks and such