

ECC in CVA6-Ariane processor

Sergio García Esteban
Asier Fernández de Lecea Navarro

What we'll talk about today

What we'll talk about today

- Fundamentals of Error Correction Codes (ECC)
 - Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction

What we'll talk about today

- Fundamentals of Error Correction Codes (ECC)
 - Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - Encoder, decoder, fault injector...

What we'll talk about today

- Fundamentals of Error Correction Codes (ECC)
 - Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - Encoder, decoder, fault injector...
- Where ECC modules should go in your processor
 - What to do and where to put them in your processor

What we'll talk about today

- Fundamentals of Error Correction Codes (ECC)
 - Parity, Hamming codes, Hamming + parity, [Hsiao70] paper on error correction
- Modules for implementing and testing ECC functionalities
 - Encoder, decoder, fault injector...
- Where ECC modules should go in your processor
 - What to do and where to put them in your processor
- Implementation details: a perilous and headache-ridden path
 - Final account of what we have managed to accomplish

Fundamentals of Error Correction Codes (ECC)

The main idea being error correction codes is this:

Fundamentals of Error Correction Codes (ECC)

The main idea being error correction codes is this:

- You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)

Fundamentals of Error Correction Codes (ECC)

The main idea being error correction codes is this:

- You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)
- The integrity of data in memory is essential for programs to run correctly (obviously)

Fundamentals of Error Correction Codes (ECC)

The main idea being error correction codes is this:

- You have some important data in memory that is susceptible to corruption (strong radiation environments, for example)
- The integrity of data in memory is essential for programs to run correctly (obviously)
- If that's the case, how does one (1) detect errors in data words and (2) correct them?

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

Fundamentals of Error Correction Codes (ECC)


Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!
- More data bits means more groups of bits to keep a check-bit for



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Quick and dirty explanation:

- Group different bits of a data word (of some length N) and keep track of their parity value, aka check bits
- Tracking the parity of different groups of bits simply consists of XOR-ing those bits
- That's it, we can now detect and correct one-bit errors!
- More data bits means more groups of bits to keep a check-bit for


| Bit position | | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
|---------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Encoded data bits | | p1 | p2 | d1 | p4 | d2 | d3 | d4 | p8 | d5 | d6 | d7 | d8 |
| Parity bit coverage | p1 | X | | X | | X | | X | | X | | X | |
| | p2 | | X | X | | | X | X | | | X | X | |
| | p4 | | | | X | X | X | X | | | | | X |
| | p8 | | | | | | | | X | X | X | X | X |

FIGURE 5.23 Parity bits, data bits, and field coverage in a Hamming ECC code for eight data bits.

Source: Computer Organization and Design
The Hardware Software Interface - 2nd Edition -
Patterson, Hennessy

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001**100




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001**100
- Let's say some alpha particle comes in and modifies the data: **1101**100
- In theory, **1101** should yield 010




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**
- In theory, **1101** should yield 010
- XOR(100, 010) = **110**




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**
- In theory, **1101** should yield 010
- XOR(100, 010) = **110**
- Wait, **110** is 6 in binary, the position of the bit that was flipped by the alpha particle!




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?

- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**
- In theory, **1101** should yield 010
- XOR(100, 010) = 110
- Wait, 110 is 6 in binary, the position of the bit that was flipped by the alpha particle!




Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)

Wait, how do you detect and correct errors again?


- Data bits: 1001
- Check bits for the above data: 100
- Repr: **1001100**
- Let's say some alpha particle comes in and modifies the data: **1101100**
- In theory, **1101** should yield 010
- $\text{XOR}(100, 010) = \underline{110}$
- Wait, 110 is 6 in binary, the position of the bit that was flipped by the alpha particle!
- XOR-ing the unmodified check bits with the supposed check bits yields the **SYNDROME: the erroneous bit flipped!!**



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)


- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)


- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)


- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist
- As the name suggests, with this we can correct single bit errors (watch out for odd-number bit-flips...) but only detect double-bit errors (even-numbered bit-flips, to be more specific...)



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris

Fundamentals of Error Correction Codes (ECC)


- Furthermore, adding a parity bit to a data word with check bits (such as the one in the image on the right) results in a SEC-DED code: a Single-Error-Correcting Double-Error-Detecting correction code
- SED-DED and SEC-DEC also exist
- As the name suggests, with this we can correct single bit errors (watch out for odd-number bit-flips...) but only detect double-bit errors (even-numbered bit-flips, to be more specific...)
- If the parity bit of the possibly-erroneous data matches with the supposed parity bit AND the check bits don't match, there has been a double-bit error!



Source: CMOS VLSI Design
A Circuits and Systems Perspective - 4th
Edition - Weste, Harris


Fundamentals of Error Correction Codes (ECC)

The logic for managing SEC-DED codes is a bit cumbersome...



Fundamentals of Error Correction Codes (ECC)

But a paper from the 70's simplifies the logic by a lot... This is what we ended up implementing!



Fundamentals of Error Correction Codes (ECC)

But a paper from the 70's simplifies the logic by a lot... This is what we ended up implementing!





Figure 5 Parity-check matrix of the (72, 64) SEC-DED code, version 1.

Figure 6 Parity-check matrix of the (72, 64) SEC-DED code, version 2.



Fundamentals of Error Correction Codes (ECC)

Other check bit patterns also exist...

- Similar Hsiao optimal odd-weight column criteria:
 - Marvel (72,64) SECDED for ARMADA XP Series SoC (ARM processor)
 - Constantly XOR 26-bits logic depth for each parity bit (CB, Check Bit)

[illegible]

Marvell ECC Code Matrix for ARMADA® XP

- Intel (72,64) SECCDED for 7th Gen H Platform (64bit x86 processor)
 - Constantly XOR 26-bits logic depth for each parity bit (CB, Check Bit)

[illegible]

Intel (72.64) ECC H-Matrix Syndrome Codes

Fundamentals of Error Correction Codes (ECC)

Sources:

CMOS VLSI Design: A Circuits and Systems Perspective - 4th Edition - Weste, Harris

→ pages 468-470

→ pages 543-544

Computer Organization and Design: The Hardware Software Interface - 2nd RISC-V Edition - Patterson, Hennessy

→ pages 433-436

→ pages A-(64-66)

<https://people.eecs.berkeley.edu/~culler/cs252-s02/papers/hsiao70.pdf>


<https://www.slideshare.net/SkCheah/memory-ecc-the-comprehensive-of-secded>

Fundamentals of Error Correction Codes (ECC)

Video by Ben Eater:

Checksums and Hamming distance

<https://www.youtube.com/watch?v=ppU41c15Xho>




Fundamentals of Error Correction Codes (ECC)

Video by Ben Eater:

What is error correction? Hamming codes in hardware

<https://www.youtube.com/watch?v=h0jloehRKas>




Fundamentals of Error Correction Codes (ECC)

Video by 3Blue1Brown (more math-related):

How to send a self-correcting message (Hamming codes)

<https://www.youtube.com/watch?v=X8jsijhIIIA>



Fundamentals of Error Correction Codes (ECC)

Video by 3Blue1Brown (more math-related):

Hamming codes part 2, the elegance of it all


https://www.youtube.com/watch?v=b3NxrZOu_CE



Modules for implementing and testing ECC functionalities

Encoder


- Generate ECC bits
- Hsiao algorithm



Modules for implementing and testing ECC functionalities

Decoder

- Recalculate syndrome
- Detect/Correct 1-bit errors
- Detect 2-bit errors
- Error signals



Modules for implementing and testing ECC functionalities

Fault Injector

- Functionality test
- Inject errors
 - No error
 - 1-bit error
 - 2-bit error
 - Random



Where ECC modules should go in Ariane

Ariane cache

- 8-way 32 KB associative cache with 16 byte line sizes
- write-back with no write allocation




CORE-V[®]

Where ECC modules should go in Ariane

Simple implementation


- Extend tag and data sizes to store ecc bits
- Insert Decoder to correct single bit errors
- Connect output signals to invalidate or launch exception in case of double bit errors



Where ECC modules should go in Ariane


Testing implementation

- Insert Encoder to simulate ECC in top-level cache
- Insert Fault Injector to simulate errors



Where ECC modules should go in Ariane


Actual High-End implementation example



Implementation details



- The [Ariane processor](#) (now called CVA6) is one of the seven RISC-V cores developed and maintained by [OpenHW Group](#)




CVA6 diagram, from <https://github.com/openhwgroup/cva6>

Implementation details




- The [Ariane processor](#) (now called CVA6) is one of the seven RISC-V cores developed and maintained by [OpenHW Group](#)
- Their projects include (all of them “open source”):
 - Two application-class cores in CVA5 and CVA6 (with M, S, U privilege levels for operating system support and the like)
 - Five smaller embedded cores in CV32E40{P,X,S}, CV32E41P and CVE2



CVA6 diagram, from <https://github.com/openhwgroup/cva6>

Implementation details

- OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities



The screenshot displays the 'CORE-V Verification Strategy' document from the OpenHW Group. The page features a header with the OpenHW logo and a search bar. A dark sidebar on the left lists the document's contents, including sections like 'Introduction', 'CORE-V-VERIF Quick Start Guide', and 'Verification Planning and Requirements'. The main content area on the right shows the document title, editor information (Michael Thompson), and a detailed table of contents with links to various sections such as 'License', 'CORE-V Projects', and 'Definition of Terms'.

CORE-V Verification Strategy

OpenHW GROUP
PROVEN PROCESSOR IP

Latest

Search docs

CONTENTS:

- Introduction
- CORE-V-VERIF Quick Start Guide
- Verification Planning and Requirements
- CORE-V Verification Environment
- CV32E4* Simulation Testbench and Environment
- CVA6 Simulation Testbench and Environment
- Test Programs
- UVM Testcases in the CORE-V-VERIF Environments
- COREV-DV
- PULP-Platform Simulation Verification

» OpenHW Group CORE-V Verification Strategy [Edit on GitHub](#)

OpenHW Group CORE-V Verification Strategy

Editor: Michael Thompson mike@openhwgroup.org


Contents:

- [Introduction](#)
 - [License](#)
 - [CORE-V Projects](#)
 - [Definition of Terms](#)
 - [Conventions Used in this Document](#)
 - [CORE-V Genealogy](#)
 - [A Note About EDA Tools](#)
- [CORE-V-VERIF Quick Start Guide](#)
 - [Where is the RTL?](#)
 - [UVM](#)
 - [Doing More in CORE-V-VERIF](#)
- [Verification Planning and Requirements](#)
- [CORE-V Verification Environment](#)

Source: [core-v-verif readthedocs page](#)

Implementation details

- OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities
- Source code and RTL for CVA6 in <https://github.com/openhwgroup/cva6>



The screenshot displays the 'CORE-V Verification Strategy' document from the OpenHW Group. The page features a header with the group's logo and name, a search bar, and a 'Contents' section. The 'Contents' section lists various topics including 'Introduction', 'CORE-V-VERIF Quick Start Guide', 'Verification Planning and Requirements', 'CORE-V Verification Environment', 'CV32E4* Simulation Testbench and Environment', 'CVA6 Simulation Testbench and Environment', 'Test Programs', 'UVM Testcases in the CORE-V-VERIF Environments', 'COREV-DV', and 'PULP-Platform Simulation Verification'. The right side of the page shows the document's title, editor information (Michael Thompson), and a list of contents with links to specific sections like 'License', 'CORE-V Projects', 'Definition of Terms', 'Conventions Used in this Document', 'CORE-V Genealogy', 'A Note About EDA Tools', 'Where is the RTL?', 'UVM', 'Doing More in CORE-V-VERIF', 'Verification Planning and Requirements', and 'CORE-V Verification Environment'.

CORE-V Verification Strategy

OPENHW GROUP
PROVEN PROCESSOR IP

Latest

Search docs

CONTENTS:

- Introduction
- CORE-V-VERIF Quick Start Guide
- Verification Planning and Requirements
- CORE-V Verification Environment
- CV32E4* Simulation Testbench and Environment
- CVA6 Simulation Testbench and Environment
- Test Programs
- UVM Testcases in the CORE-V-VERIF Environments
- COREV-DV
- PULP-Platform Simulation Verification

» OpenHW Group CORE-V Verification Strategy [Edit on GitHub](#)

OpenHW Group CORE-V Verification Strategy

Editor: Michael Thompson mike@openhwgroup.org



Contents:

- Introduction
 - License
 - CORE-V Projects
 - Definition of Terms
 - Conventions Used in this Document
 - CORE-V Genealogy
 - A Note About EDA Tools
- CORE-V-VERIF Quick Start Guide
 - Where is the RTL?
 - UVM
 - Doing More in CORE-V-VERIF
- Verification Planning and Requirements
- CORE-V Verification Environment

Source: [core-v-verif readthedocs page](#)

Implementation details

- OpenHW Group maintain separate Github repositories for the RTL and their corresponding verification scripts and utilities
- Source code and RTL for CVA6 in <https://github.com/openhwgroup/cva6>
- In the [core-v-verif](#) repository resides the verification part of all the cores
 - CV32E40P core is the more mature and stable of the projects
 - Others not so much, varying levels of progress...




Source: [core-v-verif readthedocs page](#)

Implementation details

- OpenHW Group
- Source code repository
- <https://github.com/OpenHWGroup>
- In the verification

CORE-V Verification Strategy

 **OPENHW** GROUP
PROVEN PROCESSOR IP

latest

Search docs

CONTENTS:

- Introduction
- CORE-V-VERIF Quick Start Guide
- Verification Planning and Requirements
- CORE-V Verification Environment
- CV32E4* Simulation Testbench and Environment
- CVA6 Simulation Testbench and Environment**
- Test Programs

» CVA6 Simulation Testbench and Environment [Edit on GitHub](#)

CVA6 Simulation Testbench and Environment

TODO.

[Previous](#) [Next](#)

© Copyright 2020, 2021, OpenHW Group. Revision 6113f4f1.
Built with [Sphinx](#) using a [theme](#) provided by [Read the Docs](#).

[Edit on GitHub](#)

n Strategy

Source: [core-v-verif.readthedocs page](https://core-v-verif.readthedocs.io)

Implementation details

Why are we mentioning these two repositories? What does core-v-verif add to the table?

Implementation details

Why are we mentioning these two repositories? What does core-v-verif add to the table?

- The verification of (all) the cores includes RISC-V compliance tests and per-instruction testbenches to confirm functionality of the processor

Implementation details

Why are we mentioning these two repositories? What does core-v-verif add to the table?

- The verification of (all) the cores includes **RISC-V compliance tests** and **per-instruction testbenches** to confirm functionality of the processor
- A key aspect of correct ECC implementation is noticing whether a “flipped” line in cache (so, with errors) is touched or used at all by a program and responds correctly (exception and/or invalidation of cache line, correction of single-bit errors...)
 - Bit-flips could be introduced to cache lines that are not touched by a program, possibly resulting in processor-related errors (introduced by modifications of unaware students, most likely) going unnoticed
 - The more testbenches to confirm this with, the better

Implementation details

Why are we mentioning these two repositories? What does core-v-verif add to the table?

- The verification of (all) the cores includes **RISC-V compliance tests** and **per-instruction testbenches** to confirm functionality of the processor
- A key aspect of correct ECC implementation is noticing whether a “flipped” line in cache (so, with errors) is touched or used at all by a program and responds correctly (exception and/or invalidation of cache line, correction of single-bit errors...)
 - Bit-flips could be introduced to cache lines that are not touched by a program, possibly resulting in processor-related errors (introduced by modifications of unaware students, most likely) going unnoticed
 - The more testbenches to confirm this with, the better
- Depending on the type of bit flip introduced (either no errors, single-bit errors or double-bit errors), the results for any and all testbenches are easily predictable
 - PASSED for no errors or single-bit errors and (many) UNPASSED testbenches for double-bit errors

Implementation details

Why are we mentioning these testbenches to the table?

- The verification testbenches instruction
- A key aspect of cache invalidation (so, with errors) is the testbench!!! for invalidation
- Bit-flip errors (likely) resulting in processor (likely) going unnoticed
- The more testbenches, the more comprehensive the results could be
- Depending on the type of bit flip (single-bit errors or double-bit errors), the results for any and all testbenches are easily predictable
- PASSED for no errors or single-bit errors and (many) UNPASSED testbenches for double-bit errors

Implementation details

Integration-hell bullet points:



The screenshot displays the OpenHW Group documentation website. The header includes the 'CORE-V Verification Strategy' logo and a search bar. The main content area is titled 'CVA6 Simulation Testbench and Environment' and includes a 'TODO.' section. The left sidebar contains a 'CONTENTS' menu with links to various documents, including 'CVA6 Simulation Testbench and Environment'. The right sidebar shows navigation links for 'Previous' and 'Next' documents. The footer contains copyright information for 2020 and 2021, and mentions the use of Sphinx and Read the Docs.

CORE-V Verification Strategy

OPENHW GROUP

Search docs

CONTENTS:

- Introduction
- CORE-V-VERIF Quick Start Guide
- Verification Planning and Requirements
- CORE-V Verification Environment
- CV32E4* Simulation Testbench and Environment
- CVA6 Simulation Testbench and Environment
- Test Programs

» CVA6 Simulation Testbench and Environment [Edit on GitHub](#)

CVA6 Simulation Testbench and Environment

TODO.

[Previous](#) [Next](#)

© Copyright 2020, 2021, OpenHW Group. Revision 6113f4f1.
Built with [Sphinx](#) using a [theme](#) provided by [Read the Docs](#).

Implementation details

Integration-hell bullet points:

- CVA6 is a **big project** (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)

The screenshot displays the OpenHW Group documentation website. The left sidebar features the OpenHW Group logo and a 'CONTENTS' menu with the following items: Introduction, CORE-V-VERIF Quick Start Guide, Verification Planning and Requirements, CORE-V Verification Environment, CV32E4* Simulation Testbench and Environment, CVA6 Simulation Testbench and Environment (highlighted), and Test Programs. The main content area is titled 'CVA6 Simulation Testbench and Environment' and includes a 'TODO.' section, 'Previous' and 'Next' navigation buttons, and copyright information: '© Copyright 2020, 2021, OpenHW Group. Revision 6113f4f1. Built with Sphinx using a theme provided by Read the Docs.' A 'Edit on GitHub' link is also present in the top right corner.

Implementation details

Integration-hell bullet points:

- CVA6 is a **big project** (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- core-v-verif is **even bigger** and depends on many other RISC-V-related projects and tools

The screenshot displays the OpenHW Group documentation website. The left sidebar contains the 'CORE-V Verification Strategy' logo and a 'CONTENTS' menu with items: Introduction, CORE-V-VERIF Quick Start Guide, Verification Planning and Requirements, CORE-V Verification Environment, CV32E4* Simulation Testbench and Environment, CVA6 Simulation Testbench and Environment (highlighted), and Test Programs. The main content area is titled 'CVA6 Simulation Testbench and Environment' and includes a 'TODO.' section, 'Previous' and 'Next' navigation buttons, and copyright information: '© Copyright 2020, 2021, OpenHW Group. Revision 6113f4f1. Built with Sphinx using a theme provided by Read the Docs.'

Implementation details

Integration-hell bullet points:

- CVA6 is a **big project** (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- core-v-verif is **even bigger** and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)

The screenshot displays the OpenHW Group documentation website. The header includes the 'CORE-V Verification Strategy' logo and the 'OPENHW GROUP' logo. A search bar labeled 'Search docs' is present. The left sidebar contains a 'CONTENTS' menu with the following items: Introduction, CORE-V-VERIF Quick Start Guide, Verification Planning and Requirements, CORE-V Verification Environment, CV32E4* Simulation Testbench and Environment, CVA6 Simulation Testbench and Environment (highlighted), and Test Programs. The main content area shows the title 'CVA6 Simulation Testbench and Environment' with a link to 'Edit on GitHub'. Below the title is a 'TODO.' section with 'Previous' and 'Next' navigation buttons. The footer contains copyright information: '© Copyright 2020, 2021, OpenHW Group. Revision 6113f4f1.' and a note about the Sphinx theme: 'Built with Sphinx using a theme provided by Read the Docs.'

Implementation details

Integration-hell bullet points:

- CVA6 is a **big project** (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- core-v-verif is **even bigger** and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)
- All this results in:



Implementation details

Integration-hell bullet points:


- CVA6 is a **big project** (also, formerly managed by ETH, so source code is not 100% native to OpenHW Group)
- core-v-verif is **even bigger** and depends on many other RISC-V-related projects and tools
- Many contributors from different entities (OpenHW, ETH, Thales...)
- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking



Implementation details

Integration-hell bullet points:

- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking



Implementation details

Integration-hell bullet points:

- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking
- Our final report consists of a 30-page tutorial on how to modify and “fix” the CVA6 and the core-v-verif repositories to obtain waveform files for all the compliance and instruction tests of the processor, as well as a brief explanation of the cache subsystem within CVA6




Implementation details

Integration-hell bullet points:

- All this results in:
 - Basic tutorials in the documentation not working
 - Modifications to Makefiles and other scripts
 - A lot of tinkering with Verilator
 - Little time for source-code spelunking

- Our final report consists of a 200-page document on how to modify and “fix” the core-v-verif repositories to work with the files for all the compliance and testbenches of the processor, as well as a 100-page document of the cache subsystem within CVA6.

This is a fancy way of saying that we ran out of time trying to get everything working and we couldn't test and implement the ECC modules ourselves due to the complexity of the cache subsystem code, but hopefully our findings and explorations save some time for future students that also want to work with the CVA6 processor, either ECC-wise or with other modules...



Questions?