EECS 113 Lec. 12: Timing part 1


Dept. of EECS, UC Irvine

Timing Control

- Instruction timing
 - Relative delay
- Timer
 - 805 | Built-in timer
 - External timer hardware

Instruction Timing

Timing



- "Clock" (oscillator)
 - basic logical cycle of synchronous logic
 - based on crystal oscillator
- Intel version of 805 I
 - one machine cycle = 12 oscillator cycles
 - machine cycle = unit of instruction timing
 - So I2 MHz means (I2 Million oscillator cycles)/(I2 oscillator cycles = I M machine cycles/sec), or I us machine cycle time.

Instructions take time

- # cycles depend on
 - Instruction
 - Addressing mode
- Original 8051: I instr. cycle = 12 osc. cycles
 - e.g., I2 MHz osc. freq = I MHz instr. freq
 => Iµs instr. cycle

Where to find timing of instructions?

- Data sheet for 8051, page 2-21 on
- http://eee.uci.edu/10s/18065/27238302.pdf

intel.

MCS*-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

MCS®-51 INSTRUCTION SET

Table 10. 8051 Instruction Set Summary

scription Cl			Time	: Refer to I	lardware De
Instruc	tion	s the	IL AI	fect Flag S	ettings(1)
Instruction		Fleg		Instruction	
	C		AC		C OV A
ADD	\times	\times	\times	CLRC	0
ADDC	\times	\times	\times	CPLC	×
SUBB	\times	×	340	ANL C.bit	×
MUL	0	\times		ANL C,/bit	×
DIV	0	\times		OFIL C,bit	×
DA.	\times			OFIL C.bit	×
RRC	\times			MOV C.bit	×
RLC	\times			CUNE	×
SETBC	-				
(I)Note that	t ope	cratio	ns or	SFR byte	ddress 208 c
bit addresse	Es 20	09-21:	S CLe	the PSW	or bits in th
PSW) will a	oefia	affiect	fling	settings.	
				nd addressin	
Rn					currently se
	liec	sed R	Cegnu	ter Bank.	
direct	- 8-1	bit int	Serma	data locat	ion's addres
					al Data RAN
	Ti-				
				127) or a S	
	po	rt, co	ontro	l register, s	tatus registe
	po	rt, cc	entro 8-25	l register, s	tatus registe
⊕Ri —	etc 8-b	rt, co	serna	l register, s (5)].	tatus registe I location (0
eri –	etc - 8-t 25	rt, oc c. (12) oit int 5) add	serna diress	l register, s (5)]. I data RAN ed indirectly	tatus registe
	etc 8-t 2:5 ist	ort, oc 1. (12) bit int 5) add er R1	serna dress	l register, s (5)]. d data RAN ed indirectly RO.	abus registe f location (0 y through re
●data —	25 ista 8-1	ort, oc c. (12) bit int 5) add er R1 bit co	terna diress or l	l register, s (5)]. I data RAN ed indirectly RO.	location (0) through re-
≠data —	25: ista - 8-1 - 8-1 - 16	ort, oc i. (12) bit int 5) add er R1 bit cor- bit cor-	sentro 8-25 terma diress or l nstar	I register, s (5)]. I data RAN led indirectly RO. at included in ant included	f location (0) through reprint instruction in instruction
≠data —	900 etc 8-1 250 ista 8-1 16	ort, oc t. (12) bit int 5) adi er R1 bit co bit co	sentro 8-25 terma diress or l nistar onstar destir	I register, s (5)]. Il data RAN ded indirectly RO. at included in art included intimation addr	factor register factor (0) factor
≠data —	25: ista - 8-1 - 16 - 16 LC	ort, oc t. (12) bit int 5) add er R1 bit co -bit co -bit co	terma dress onsta onsta desti	I register, s (5)]. I data RAN ded indirectly RO. int included in int included nation addr LUMP. A b	d location (0) through reprint instruction in instruction ess. Used by space of the case o
≠data —	900 etc - 8-1 250 isto - 8-1 - 16 - 16 LC	ort, oc c. (12) bit int 5) adi er R1 bit co -bit co -bit co CALL	dress dress onstar onstar destir	il register, s (5)]. Il data RAN ed indirectly RO. at included in int included nation addr LJMP. A b	facus register facustion (0) full through representation full instruction
#data — #data 16 — addr 16 —	900 etc - 8-1 250 isto - 8-1 - 16 - 16 LC any	ort, oc c. (12) bit int 5) adi er R1 bit cor- bit cor- cor- bit cor- bit cor-	ontro 8-25 terna dress or I nstar onstar destii	I register, s (5)]. I data RAM and indirectly RO. at included in int included nation address trithin the 6 try address s	I location (0) I through representation instruction In instruction I location
#data — #data 16 — addr 16 —	25 ist - 8-1 - 16 - 16 LC an	ort, occ. (124 bit int 5) adi er R1 bit cor- bit	dress dress don't nstar onstar destir destir destir	I register, s (5) 1. I data RAN ed indirectly RO. at included in int included nation addr LIMP. A b rithin the 6 ry address s nation addr	f location (0) through re- n instruction in instruction ess. Used branch can b 4K-byte Pro- pace. ess. Used b
#data — #data 16 — addr 16 —	25 - 8-1 - 25 - 8-1 - 16 - 16 - 16 - 16 - 17 - 11 - 11	rt, oc c. (12) bit int 5) adi er R1 bit co -bit co -bit co CALL ywhen am M	desting	I register, s (5)]. Il data RAM led indirectly RO. at included a attion addr LIMP. A brithin the 6 ry address s nation addr AJMP. The	I location (0) I through representation in instruction in in instruction in instruction in instruction in instruction in in instruction in instruction in instruction in instruction in in
#data — #data 16 — addr 16 —	25: ista 25: ista 16- 16- LC any gra- 11:	ort, occ. (12) bit int b) adi er R1 bit co bit co bit co bit co bit co bit co call ywhe am M call thin t	ontro 8 - 25 terna dress onsta desti desti desti the s	I register, s (5) . I data RAN ed indirectly RO. at included in int included nation addr LJMP. A brithin the 6 ry address s nation addr AJMP. The	fabus register f location (0) through re- n instruction in instruction ess. Used be- pace. ess. Used be- branch will be- page of pre-
#data — #data 16 — addr 16 —	900 etc 8-15 1350 - 8-16 - 16 - 16 - 16 - 11 - 11 - Avi	ert, oc c (12) bit int of R1 bit co- bit co- bit co- bit co- bit co- call om M bit co- call om M	ontro 8-25 terna dress onsta onsta onsta desti desti terno desti the s	I register, s [53]. I data RAM led indirectly RO. It included in Int included in Int included in Int included in Int included in ITMP. A le rithin the 6 ry address s nation address s nation address s nation address s sation address s	I location (0) I through representation in instruction in in instruction in instruction in instruction in instruction in in instruction in instruction in instruction in instruction in in
#data = #data 16 = addr 16 = addr 11 =	po etc - 8-1 - 8-1 - 16 - 16 - 16 - 16 - 17 - 11 - 11 - A(rt, oc c. (12) bit int 5) adi er R1 bit co- bit co- co- low co- co- co- co- co- co- co- co-	ontro 8-25 terna dress or l nstar onstar desti desti desti desti desti	I register, s (5) d data RAN ed indirectly RO at included in attion addr LJMP. A brithin the 6 ry address s nation addr AJMP. The ame 2K-byte ey as the fir	fabus register f location (0) through re- in instruction in instruction ess. Used be- face. ess. Used be- branch will be- page of pre- st byte of the
#data = #data 16 = addr 16 = addr 11 =	po etc - 8-1 - 8-1 - 16- - 16- - 16- - 11- - 11- - 11- - Ni gri- gri- gri- gri- sti- gri-	et, oc c (12) bit int 5) adi er R1 bit co- bit co- bit co- bit co- bit co- bit co- call ywhen am M bit co- to call to call	destination of the same of the	I register, s [53]. I data RAM led indirectly RO. It included in Int included in Int included in Int included in Int included in Int included in ITMP. A le first address s Institute address s Int included in int in int int in in int in in int in int in int in int in	I location (0) I through rep I in instruction In instruction In instruction I in instructio
#data = #data 16 = addr 16 = addr 11 =	po etc = 8-1 255 isst = 8-1 = 16 LC am gn = 11 A(with gn fol - 5iq by	rt, oc 2. (12) bit int 5) adi er R1 bit co- bit co- bit co- bit co- bit co- bit co- call call call thin to thin to thougher and the co- thin to the co- thin the co- the co-	ontro 8-25 terna dressa l or l nstar onstar destii & femoo destii L & i the s nemoo ig im (two)	I register, s (5)]. I data RAN led indirectly RO. It included in int included nation addr LJMP. A fer indirectly address s nation addr AJMP. The ame 2K-byte ry as the fir struction.	f location (0) I through representation in instruction in in instruction in in instruction in instruction in instruction in instruction in i
#data = #data 16 = addr 16 = addr 11 =	po etc - 8-t 255 istr - 16- 116- LC ann - 111- AC win fol - Sig by al	rt, oc 2. (12); bit int 5) adi- er R1 bit co- bit co- bit co- bit co- bit co- bit co- CALL ywhen am Manual thin the sam manual lowing and the Lui- jump	ontro 8-25 terma dress l or l mstar onstar desti . & re w femo desti . & the s semo ig im (two sed b ps. F	I register, s (5) . I data RAN ed indirectly RO. It included int included nation addr LJMP. A b rithin the 6 ry address s nation addr AJMP. The ame 2K-byt ry as the fir struction. 's compleme by SJMP and Cange is —	fabus register f location (0) through re- in instruction in instruction in instruction ess. Used branch can be branch will be ess. Used branch will be ess used branch will be ess byte of the est byte of t
#data = #data 16 = addr 16 = addr 11 =	po etc - 8-1 - 16 - 16 - 16 - 11 - Ang gri - 11 - Siq by al by	ort, exert, exer	ontro 8 - 25 terna diress onsta desti . & femod desti . & femod femo	I register, s (5)]. I data RAN- (5)]. I data RAN- (5)]. I data RAN- (6)] in tincluded in attion addra- (7) address s mattion addra- (7) address s mattion addra- (8) address s mattion addre	f location (0) I through representation in instruction in in instruction in in instruction in instruction in instruction in instruction in i
#data = #data 16 = addr 16 = addr 11 = rel = =	po etcles 25 istles 16 - 16 10 am grin 1 - 11 A(win foll by al by low	rt, oc. (12) bit into the result of the resu	ontro 8 - 2:5 terma diress onstra desti & re w fermo desti L & re w fermo desti L & re w fermo fe	I register, s (5)	f location (0) I through representation In instruction In instruction In instruction In instruction I seed by I se
#data = #data 16 = addr 16 = addr 11 =	po etc - 8-1 25: istl - 16- - 16- istl - 16- am; grn - 11- Vii grn fol- - Sig by all by - Io-	ort. oc c. (12) bit inti bit co- -bit c	ontro 8 - 25 terna diress or I nstar onsta desti . & i the s or wo desti . & i the s emo desti . & i the s desti .	I register, s (5)	I location (0) I through representation in instruction in in instruction in in instruction in instruction in instruction in instruction in in

Mne	monie	Description	Byte	-
	WETTO OR	ERATIONS		
ADD	A,Rn	Add register to	-	12
ADD	A,direct	Accumulator Add direct byte to	2	12
ADD	A. ORI	Add indirect RAM	-11	12
		to Accumulator		
ADD	A. # deta	Add immediate data to	-	12
ADDC	A,Rn	Accumulator Add register to Accumulator	-	12
ADDC	A,direct	with Carry Add direct byte to	2	12
ADDC	A.eRi	Accumulator with Carry Add indirect BAM to	-	12
ADDC	A. # data	Accumulator with Carry	2	12
		data to Acc with Carry		
SUBB	A.Rn	Subtract Register from Acc with borrow	-	12
SUBB	A,direct	Subtract direct byte from Acc with borrow	2	12
SUBB	A, eRi	Subtract indirect RAM from ACC	-	12
SUBB	A. # data	Subtract immediate data from Acc with	2	12
		borrow		
INC	^	Accumulator	-	12
INC	Bn	Increment register	-	12
INC	direct	Increment direct byte	2	12
INC	● Ri	Increment direct	-	12
DEC	^	Decrement Accumulator	=	12
DEC	Rn	Decrement Register	**	12
DEC	direct	Decrement direct	2	12
DEC	⊕ Ri	Decrement	-	12

#bytes - #cycles 🗕

	х0	х1	x2	х3	х4	х5	х6	х7
Ох	NOP	AJMP addr	LJMP code	RR A	INC A	INC dir	INC @R0	INC @R1
	1-1	2-2	3-2	1-1	1-1	2-1	1-1	1-1
1x	JBC bit,rel	ACALL addr	LCALL code	RRC A	DEC A	DEC dir	DEC @R0	DEC @R1
	3-2	2-2	3-2	1-1.C	1-1	2-1	1-1	1-1
2x	JB bit,rel	AJMP addr11	RET	RL A	ADD A,#imm	ADD A,dir	ADD A,@R0	ADD A,@R1
	3-2	2-2	1-2	1-1	2-1,C,OV,AC	2-1,C,OV,AC	1-1,C,OV,AC	1-1,C,OV,AC
3x	JNB bit,rel	ACALL addr11	RETI	RLC A	ADDC A,#imm	ADDC A,dir	ADDC A,@R0	ADDC A,@R1
	3-2	2-2	1-2	1-1,C	2-1,C,OV,AC	2-1,C,OV,AC	1-1,C,OV,AC	1-1,C,OV,AC
4x	JC rel	AJMP addr11	ORL dir,A	ORL dir,#imm	ORL A,#imm	ORL A,dir	ORL, A,@R0	ORL A,@R1
	2-2	2-2	2-1	3-2	2-1	2-1	1-1	1-1
5x	JNC rel	ACALL addr11	ANL dir,A	ANL dir,#imm	ANL A,#imm	ANL A,dir	ANL A,@R0	ANL A,@R1
	2-2	2-2	2-1	3-2	2-1	2-1	1-1	1-1
6x	JZ rel	AJMP addr11	XRL dir,A	XRL dir,#imm	XRL A,#imm	XRL A,dir	XRL A,@R0	XRLA,@R1
	2-2	2-2	2-1	3-2	2-1	2-1	1-1	1-1
7x	JNZ rel	ACALL addr11	ORL C,bit	JMP @A+DPTR	MOV A,#imm	MOV dir,#imm	MOV @R0,#imm	MOV @R1,#imm
	2-2	2-2	2-2,C	1-2	2-1	3-2	2-1	2-1
8x	SJMP rel	AJMP addr11	ANL C,bit	MOVC A,@A+PC	DIV AB	MOV dir,dir	MOV dir,@R0	MOV dir,@R1
	2-2	2-2	2-2,C	1-2	1-4,C=0,OV	3-2	2-2	2-2
9x	MOV DPTR,#imm16	ACALL addr11	MOV bit,C	MOVC A,@A+DPTR	SUBB A,#imm	SUBB A,dir	SUBB A,@R0	SUBB A,@R1
	3-2	2-2	2-2	1-2	2-1,C,OV,AC	2-1,C,OV,AC	1-1,C,OV,AC	1-1,C,OV,AC
Ax	ORL C,/bit 2-2,C	AJMP addr11 2-2	MOV C,bit 2-1,C	INC DPTR 1-2	MUL AB 1-4,C=0,OV		MOV @R0,dir 2-2	MOV @R1,dir 2-2
Вх	ANL C,/bit	ACALL addr11	CPL bit	CPL C	CJNE A,#imm,rel	CJNE A,dir,rel	CJNE @R0,#imm,rel	CJNE @R1,#imm,rel
	2-2,C	2-2	2-1	1-1,C	3-2,C	3-2,C	3-2,C	3-2,C
Cx	PUSH dir	AJMP addr11	CLR bit	CLR C	SWAP A	XCH A,dir	XCH A,@R0	XCH A,@R1
	2-2	2-2	2-1	1-1,C=0	1-1	2-1	1-1	1-1
Dx	POP dir	ACALL addr11	SETB bit	SETB C	DA A	DJNZ dir,rel	XCHD A,@R0	XCHD A,@R1
	2-2	2-2	2-1	1-1,c=1	1-1,C	3-2	1-1	1-1
Ex	MOVX A,@DPTR	AJMP addr11	MOVX A,@R0	MOVX A,@R1	CLR A	MOV A,dir	MOV A,@R0	MOV A,@R1
	1-2	2-2	1-2	1-2	1-1	2-1	1-1	1-1
Fx	MOVX @DPTR,A	ACALL addr11	MOVX @R0,A	MOVX @R1,A	CPL A	MOV dir,A	MOVX @R0,A	MOVX @R1,A
	1-2	2-2	1-2	1-2	1-1	2-1	1-1	1-1


Where to find instruction timing

• Also in the "instruction definitions"



MCS*-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

INSTRUCTION DEFINITIONS



Example: a fixed-delay subroutine (1st vers.)

```
void delay() {
   unsigned char i;
   for (i = 255; --i != 0; );
}
```

• But how precise is the delay? does sdcc generate something like this?

```
_delay: MOV R5, #0FFH ;; R5=0xff

AGAIN: DJNZ R5, AGAIN ;; while(--R5);


RET ;; return
```


Exact instruction timing

_delay: MOV R5, #0FFH ;; R5=0xff I μs (@12MHz)

AGAIN: DJNZ R5, AGAIN ;; while(--R5); 255 x 2μs

RET ;; return 2μs





Total time assuming 12MHz osc. frequency: 513µs

	-		 			
_	and the same of th					
					AND RESIDENCE AN	
		The second secon				

a longer delay subroutine (2nd vers.)

```
void delay() {
                                Does sdcc generate
 unsigned char i;
                              the following assembly?
 for (i = 255; --i;)
                            How long does it really take
  unsigned char j;
                                    to execute?
  for (j = 255; --j;);
                        R4, #255
      _delay:
                MOV
                                     ;; R4=255;do{
                MOV
                        R5, #255
      outer:
                                      ;; R5=255;
                DINZ
                                      ;; do {}while(--R5);
                        R5, inner
      inner:
                                      ;;}while(--R4);
                        R4, outer
                                      ;; return
```

Exact timing for nested delay loops

			ins	tr cycles
_delay:	MOV R4, #255	;; R4=255;do{	I	
outer:	MOV R5, #255	;; R5=255;	I	× 255
inner:	DJNZ R5, inner	;; do {}while(R5);	2	× 255 × 255
	DJNZ R4, outer	;;}while(R4);	2	× 255
	RET	;; return	2	

Total: 130,818 instr. cycles scaled by 1µs / instr. cycle => 130,818µs

A function needs to save & restore registers


_delay:	PUSH	4	;; save registers
	PUSH	5	;; R4, R5
	MOV	R4, #255	;; R4=255;do{
outer:	MOV	R5, #255	;; R5=255;
inner:	DJNZ	R5, inner	;; do {}while(R5);
	DJNZ	R4, outer	;;}while(R4);
	POP	5	;; restore registers
	POP	4	;; in reverse order
	RET		;; return

Ex: toggle bits every 1/4 sec -- will this work?

```
void Main(void) naked {
                                         ORG
P0 = 0xff;
                                         MOV
                                                  A#0FFH
while (I) {
                                BACK: CPL
   P0 = \sim P0;
                                         MOV
                                                  P0, A
   qsDelay();
                                        ACALL
                                                  _qsDelay
                                         SIMP
                                                  BACK
void qsDelay(void) {
                                _qsDela
???
                                         ???
```

Timing control

- Q: How much to delay for ``every 1/4 sec"?
 - Delay takes effect relative to the ACALL
 - ACALL, SJMP, other overhead need to be accounted for



To call the delay() function

- Caller
 - LCALL _delayor, ACALL _delay
- Callee (the _delay subroutine)
 - Saves registers (push), and restores (pop)
- Parameter passing and return values
 - in registers or on the stack

Stack during Calls

- Intel: little-endian byte order
 - Low-order byte gets pushed first
 - High-order byte at a higher address
- PUSH/POP must match up
 - 805 I Stack grows from lower to higher address
 - By the time of RET, must be back to address pushed by call, or else trouble!

Oscillator vs Machine cycle

- e.g., Oscillator Frequency = 16MHz
 - Machine cycle = 16/12
 - = 1.33MHz instruction cycle frequency
 - => cycle time = 1/1.33MHz = 0.75μ s

osc cycles

- Instruction timing
 - MOV reg, #imm => I instruction cycle
 NOP => also I instruction cycle
 - DJNZ reg, target => 2 cycles

Cycle vs. Delay Calculation

label	instr	uction	Cycles
	ACALL	DELAY	2
	•••		
DELAY:	MOV	R3, #200	I
HERE:	DJNZ	R3, HERE	2
	RET		2

- Cycles = ACALL+MOV+ 200*DJNZ + RET= 2 + 1 + 200*2 + 2 = 405 cycles
- Delay = 405 cycles * machine cycle time

Implementation-dependent cycle time

- Clocks per instruction cycle
 - 12 (Atmel, Intel), 6 (Philips P89C54X2),
 4 (Dallas Semi DS5000), I (DS89C)
- # instruction cycles per instruction
 - MOV reg, #imm: I (Intel), 2 (DS89C)
 DJNZ reg, relTarget 2 (Intel), 4 (DS89C)
 MUL 4 (Intel), 9 (DS89C)

Issue with Timing

- Instruction timing
 - Simple, but implementation-dependent
 - Relative timing (delay),
 not as good for absolute time control
- Timer
 - Independent hardware running in parallel
 - still dependent on oscillator

Timing Control using Timers

What is a timer

- A register whose value is auto-incremented
 - instruction to start/stop read/write reg.
 - counts the number of cycles elapsed
- 8051 has two timers: T0, T1
 - T0 accessed as TL0 (lower), TH0 (higher)
 T1 accessed as as TL1, TH1 (SFRs)
 - Resolution: I/I2 of XTAL oscillator freq.
 e.g., I2MHz XTAL => IMHz => Iµs timer unit

Timer hardware


- Basically, counters
 - + I on each rising-edge of "clock" pulse
 - Raises flag on rollover (FFFF to 0000)
- Two sources of "clock"
 - Oscillator => timer
 - External digital input pin => counter


"Counter" vs. "Timer"

- Both use the same hardware!
- Difference is the source of pulses to count
 - Timer: counts crystal oscillator pulses
 - Counter: counts pulses from T0 / T1 pins
- Example Usage:
 - Counter: triggered by input or ext. clock (event counting e.g. how many times has a user pressed a button)
 - Timer: drive output or trigger sampling (interval timing e.g. delay)

Pins on 805 I (40-pin)

- Two timer/counter pins
 - T0, T1
 - Input pins
- Actually, used for counter, not timer





Timer Registers

- TCON: Timer Control
- TMOD: Timer Mode
- TH0/TL0: Timer 0 16-bit register
- THI/TLI: Timer I 16-bit register


Timer Modes Overview

clock — TLx THx overflow flag


mode 1

- Mode I: I6-bit mode.
 - Counts 0000H to FFFFH
 - TFx flag set when rollback to 0000H

- Mode 2: 8-bit autoreload mode.
 - TLx Counts up to FFH
 - When rollback, TLx is reloaded with THx contents
 - TFx flag set when rollback to 00H
- Mode 3: split timer mode.
 - Counts 00H to FFH
 - TL0 sets TF0 flag
 - TH0 sets TF1 flag



mode 2



How to use Timer T0

- Configure Timer Mode (0, 1, 2, or 3)
 - Whether to start by sw or hw trigger
- Load starting values into timer registers (TH0, TL0). To delay x cycles, load -x
- Start: (from software), SETB TR0
- Check flag TF0 for roll-over
- Stop: (from software): CLR TR0

SFRs involved


Programmer sets this

	Timer I	Timer 0	purpose
	TMOD<7:4>	TMOD<3:0>	timer mode
	THI,TLI	TH0,TL0	high/low bytes for timer value
	→ TRI (=TCON.6)	TR0 (=TCON.4)	start(1), stop(0) ('R' => "run")
ſ	→TFI (=TCON.7)	TF0 (=TCON.5)	rollover flag ('F' => "flag")

Programmer checks this

TCON


TCON.7 TCON.6 TCON.5 TCON.4 TCON.3 TCON.2 TCON.1 TCON.0



TCON SFR and its individual bits

- IT0/IT1: Used for timer Interrupts
- IE0/IE1: Used for external Interrupts
- TR0/TR1: Timer 0/1 run control flag
 - 1 = Run
- TF0/TF1: Timer 0/1 overflow flag
 - 1 = Overflow

Addressing TCON



- TCON has byte address 88H
- bit address of TCON.3: 88H + 3 = 8BH


TMOD register ("timer mode")

- TMOD register:
 - TMOD<7:4> for Timer I
 - TMOD<3:0> for Timer0
- Fields:


	Tim	er I		Timer 0			
gate	c/t	MI	M0	gate	c/t	МІ	M0

TMOD.7

Timer Architecture



GATE bit in TMOD




- 0: use internal (software) to start/stop
 - Use SETB/CLR of TR0 or TR1
 where TR0=TCON.4, TR1=TCON.6
- I: use external (hardware pin) to start/stop

	Timer I				Tim	er 0	
gate	c/t	MI	M0	gate	c/t	MI	M0

TMOD.7

C/T bit in TMOD



- 0: <u>timer</u> mode
 - Counts crystal cycles
- I: <u>counter</u> mode
 - Counts number of pulses on T0 or T1 pin

	Tim	er I		Timer 0			
gate	c/t	MI	M0	gate	c/t	MI	M0

TMOD.7

MI,M0 bits in TMOD


clock — TLx THx overflow flag

• 00: Mode 0: I3-bit timer


• 01: Mode I: 16-bit timer

• 10: Mode 2: 8-bit auto-reload

• 11: Mode 3: split timer, for timer/counter0 (two 8-bit timers or one 8-bit counter)




mode 2



	Tim	er I			Timer 0		
gate	c/t	МІ	M0	gate	c/t	MI	M0


TMOD.7

Timer mode I



- 16-bit timer
 - (e.g. Timer 0, mode I -> TCON = #01H)
 - Start time value loaded into TL0,TH0 or TL1,TH1
 - SETB TRO or SETB TRI to start timer
- Count-up timer
 - when rollover (from FFFF to 0000),
 sets the TFO or TFI flag (Timer Flag)
 - Stop the timer by CLR TR0 or CLR TR1

Example code for 50% duty cycle using Timer0



How long is the timer loop in DELAY?

- Given oscillator frequency 11.0592MHz?
- Timer period is 12/11.0592MHz = 1.085μ s
- Counter range is FFF2, FFF3, ... 0000
 - rolls over every 14 times=> 15.19μs high time, low time
 - Entire period = $x^2 = 30.38 \mu s$ (28us @12MHz)

Precise timing of code?

				#cycles
	MOV	TMOD, #01	;; set timer0 mode1	2 (once)
HERE:	MOV	TL0,#-14	;; from F2 to 00	2/loop
	MOV	TH0, #-1	;; from FF to 00	2/loop
	CPL	P1.5	;; toggle output bit	I/loop
	ACALL	DELAY		2/loop
	SJMP	HERE		2/loop
DELAY:	SETB	TR0	;; start timer0	I/call
AGAIN:	JNB	TF0, AGAIN	;; poll till rollover 00	I4/call
	CLR	TR0	;; stop timer0	I/call
	CLR	TF0	;; clear timer0 flag	I/call
	RET			2/call

9+19 = 28 cycles

19 cycles 1

28 cycles x $1.085\mu s = 60.76\mu s$ period (54@ 12MHz)