

31-05-2021

Solution:

For 5V CMOS,

VIH (min) = 3.5 V

VIL(man) = 1.5 V

VoH (min) = 4.4V

VONL (max) = 0.33V

:. VNH = VOH(min) - VIH(min) = 4.4 - 3.5

VNH = 0.9 V

: VNL = VPL(max) - Vol(max) = 1.5 - 0.33

VNL = 1-17V

Now, for TTL.

VIH(min) = 2V

VIL (max) = 0.8V

Vo4(min) = 2.4V

Vollman = 0.4V

:. VNH = VOH(min) - VIH(min) = 2.4-2

VNH = 0.4V

: ENVNL = VIL(max) - VOL(max) = 0.8 - 0.4

VNL = . 0.4V

Related Problem,

- Q. Based on the preceeding noise margin calculations, which family of devices, 5v CMOS or TTL, Should be used in a high-noise environment?
- A. As we calculate the noise immune values of cmos and TTL; cmos can immune from more noises as compared to TTL.

Q. Example 15-2

Q. A certain get draws 2 MA when its
output is HIGH and 3.6 MA when
its output is Low. What is the avg.
power dissipation if Vcc is 5V and
gate operated on a 50% duty
cycle?

Data:

Iech = $2\mu A = 2 \times 10^{-6} A$ Iccl = $3.6 \mu A = 3.6 \times 10^{-6} A$ duty cycle = 50%Vcc = 5V.

Data: ICCH = 1.5 MA = 1.5 X 10-6 A ICCL = 2.8 MA = 2.8 X10-6A Vcc = 5 Po=9

Ans.

Solution:

1-06-2021

.: Po = Vcc Icc

Icc = 2.8 X10-6 A

Po= (5)(2.8 x10-6)

Po = 14 X10-6 W

Related Problem:

Po = Vcc - Icc

Lec = Ice+ Lecz = 1.5 ×106+ 2.8 ×106

Icc = 2-15 X10-6 A

Now,
$$P_0 = V_{cc} \cdot I_{cc} = (5)(2.15 \times 10^{-6})$$

 $P_0 = 10 \cdot 75 \times 10^{-6} W$
Ans.

Section Checkup 15-1:

Q. Define VIH, VIL, VOH and VOL

A. VIH = Input Voltage when HIGH

VOH = Oulput Voltage when HIGH


VIL = Input voltage when Low

Vol = Oulput Voltage when Low

Q2. Is it better to have a lower value of noise margin or a higher value?

A. A higher value of noise margin would better.

Qz. Gate A has a greater propagation delay time than gate B. Whoich gate can operate at high frequency A. Grate B can operate at high frequency than gate A.



3-06-2021

Page#

Section Checkups 15-2:

- a. What type of transistor is used in cmos & logic?
- A. MOSFETS
- a. What is meant by the term complementsy
- A. Complementsy is meant by their are two circuits n-type and p-type.
- Q. Why must cmos devices be handled with case?
- A. Because electrostatic discharge can damage cmos devices; electrative static discharge is analog in nature so it can fuse both p-type and n-type circuits of cmos mosfer.


Section 15-3: TTL (Bipolas) Circuits.

TIL has totem-pole circuits


BJT- Bipolas Junction Transister.

BJT is an active switching element with npn and pnp terminals named:

Base, emmitter and collector.



3-06-2021 Page# B. Explain how tri-state logic differs from two-state logic? A. Tri-state logic provides a high &- impe-dance state, in which the output is disconnected from the rest of the circuit. Section 15-4 Example 15-3: Q. When a standard TTL NAND gate drives five TTL inputs, how much current does the driver output source, & much does it sink? Total source current in HIGH output stat: I Herrax = 40 MA / input IT (SOUR) = (5) (40 M) = 200 MA IT (SOUR) = 200 X 10⁻⁶ A Ans. Total sink current in (now output state): 11(max) = -1.6 m A /input 4 = (5)(-1-5)m) = -8mA = -8×10 A



Example 15-6:

Q. Three open collector AND gates
are connected in a wired-AND

configuration. Assume that the
wired AND configurations as
shown circuit is driving four

Standard TTL inputs (-1.6 mA each).

A D A RP

- (a) Write its expression
- (b) Determine the minimum value of Rp if Ior (max) for each gate is 30 mA and Vor (max) = 0.4 V
 - (a) X = ABCDEF
 - (b) Rp = Vcc Voleman ; Ohm's Low

Page #

3-06-2021

= IRP = IOLEMAN - IT

IT= 4 x 1.6 mA = 6.4 mA = 6.4

 $I_{Rp} = 30 \times 10^{-3} - 6.4 \times 10^{-3}$ $I_{Rp} = 23.6 \times 10^{-3} A$

Now,

Rp = Vcc - Volcman = 5 - 0.4 2.3×103

Rp = 2950

Ans.

Example 15-71


Q. Determine the value of the limiting
Resistor, R., in the open-collector
circuit if the LED current is to be
20 mA. Assume a 1.5 V drop across
the LED when it is forward
biased and a low state output
voltage of 0.1V at the output
of the gate.


3-06-2021 Page # +5V Solution: We use ohm's Law, VRL = IRL => RL = VRL
T VR = Vcc - VIL (max) - VOH (max) = 5- 1.5-0.1 = 3-4 VR1 = 3.4 V $R_{i} = \frac{V_{R_{i}}}{I} = \frac{3.4}{20 \times 10^{3}} = 170 \Omega$ Ans. Related Problem Q. Determine Ri if LED requires 35 mA A. Ru = VRI = 3.4 = 97.143 ru I 35×10-3

PROBLEMS 8

- Q1. A certain logic gate has a VoHIMIND is 2.2V and it driving a gate with a ViHIMIND = 2.5V. Are these gates are compatible for HIGH-state operations why?
- A. These gates are not compable for HIGH-state operations because VoH(min) < VIH(min)
- G2. A certain Logic gate has a Volument = 0.45 V and it is driving a gate with a Vicimax) = 0.75 V. Are these gates are compatible for Low-state operation? Why?
- A. The two gates are compatible for LOW state operation because Volumer) is less than VIL (mox).
- Q3. A TTL gate has the following actual voltage level values: Vihimin) = 2.25

 Villmax = 0.65 V. Assuming it is being drive by a gate with Volumin) = 2.4V and Volumax = 0.4V, What are the HIGH





O23. Determine the minimum value for the pull up resistor in each circuit if Ior(max) = 40 mA and Vouman = 0.25 v for each gate assume that 10 standard TTI unit loads are being driven from output x and the supply voltage is 5 v.

A. Data:

Voccmax) = 0.25V Iol (max) = 40 m A = 40 × 10⁻³ A Vcc = 5V

:- Rp = Vcc - Voicmax

: IRP = IOL(Max) - IT = 40 x1053 - 10 IRP = -9.96 A

 $R_{p} = 5 - 0.25 = -9.96$

Rp = -0.476952

Ans


B25, Determine the 10 family with the best speed-power product in Table 15-


A. ALVC

CHAPTER # 4 @ MAVINO TTL CIRCUITS PROBLEMS


- Q. A segment seven decoder is driving a LED display like. Which LEDs are on when digit 8 appears? Which LEDs are on when digit &4 appears?
- A. For digit 8, all LEDs are on i.e a,b,e,d,e and f. For digit 4, b, c, f and g are on.


Q. What is propagation delay? A. Propagation delay is the length of time required for a signal to reach its destination.





Standard TTL NAND gate:





a. Transform the given Logic Map to simple TTL/DDL Logic based solid-state circuit.

