

For lab: \* Logisim simulation

CSE-1204

5 digit number  $\rightarrow d_4 d_3 d_2 d_1 d_0$

LSD:

$d_0$  is the LSD

MSD:

$d_4$  is the MSD

byte = 8 bits

(short) word = 2 bytes

(double) word = 4 bytes

(long) word = 8 bytes

$d \rightarrow$  binary conversion:

mental conversion

$(1564)_{10}$

$$1564 - \frac{1024}{2^{10}} = 540$$

$$540 - \frac{512}{2^9} = 28$$

$$28 - \left( \frac{2^8}{2^7} / \frac{2^6}{2^5} / \frac{2^4}{2^3} \right) = (-ve)$$

$$28 - \frac{16}{2^4} = 12$$

$$12 - 8 = 4$$

$$4 - 4 = 0$$

$$0 - 2 = (-ve)$$

|   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|

## radix conversions :

Algebraic method (3A)

decimal  $\rightarrow$  hexadecimal can't be done directly

### Half Adder :

where additions are done without the carry

### Full Adder :

where addition are done with all the carry bits

### radix complement :

subtraction by addition

multiplication by addition

division by addition

## Advantages and disadvantages of 1's and 2's complements.


$\pm 0$ 's appear

$$\frac{1}{T} = T \text{ or } \frac{1}{T} = T$$

$$\text{for } 2 = \frac{\pi \times 2}{T} = \omega$$

radix  
divisor

$$\text{radix } m \cdot I = i$$





\* AOI (And, Or, Inverter) logic gates can be replaced by NAND gates

$$(AB + AC) \cdot (\bar{A} + C)$$

$$(\overline{AB + AC}) \cdot \overline{\bar{A} + C}$$

$$(\overline{AB} \cdot \overline{AC}) \cdot (\bar{A} \cdot \bar{C})$$

$$\frac{((\overline{A+B}) + (\bar{A} + C))}{(\bar{A} + C)}$$



\* NOR gates and NAND gates are functionally complete.

\* Variable: A symbol used to represent a logical quantity

Complement: the inverse of a variable and is indicated

\*  $n$   $n$ -digit number to BCD conversion  $n$  to  $4n$  digit number  $n$  digit number.

## Gray Code

→ digital code

\* Gray Code is also called

- distance code
- reflect code
- cyclic code

→ from a number to its next, the difference is only 1 bit

⇒ Why we use/need 'Gray Code'?

↳ To remove delay in logic gate implementations of codes.

To generation  $n$  bit gray code, we will mirror  $(n-1)$  bits

generating 2 bit: first we take, 0 0 0

3 bit:

|   |   |   |   |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 2 |
| 0 | 1 | 0 | 3 |
| 1 | 1 | 0 | 4 |
| 1 | 1 | 1 | 5 |
| 1 | 0 | 1 | 6 |
| 1 | 0 | 0 | 7 |

right 1 against 0 in previous mirror




## Conversion from BCD to Gray

| BCD  | Gray |
|------|------|
| 0000 | 0000 |
| 0001 | 0001 |
| 0010 | 0011 |
| 0011 | 0010 |
| 0100 | 0110 |
| 0101 | 0111 |
| 0110 | 0101 |
| 0111 | 0100 |
| 1000 | 1100 |
| 1001 | 1101 |

\* Prefix (MSB - left bit) will be copied directly

\* Then we see in BCD, if we find any change in the 2 side-by-side bits of the BCD, we put 1 in Gray, otherwise 0.

eg:



## Gray to BCD

|      |      |
|------|------|
| 0000 | 0000 |
| 0001 | 0001 |
| 0011 | 0010 |
| 0010 | 0011 |
| 0110 |      |
| 0111 |      |



\* MSB Prefix is fixed

\* Then we see in Gray number from leftmost we check if it is 0, then there is no change in bit from the previous bit. If 1, then there is change in bit from the previous.

Excess-3 code:

self complementing numbers

$$(BCD) + 11$$

the bits are already in 1's complement here

BCD

Excess-3

|      |      |
|------|------|
| 0000 | 0011 |
| 0001 | 0100 |
| 0010 | 0101 |
| 0011 | 0110 |
| 0100 | 0111 |
| 0101 | 1000 |
| 0110 | 1001 |
| 0111 | 1010 |
| 1000 | 1011 |
| 1001 | 1100 |
| 1010 | 1101 |

complementing

1

→ 00 11

we get

→ 11 00

↘ 9

Weighted code:

Why use?

we want to secure the information sharing

8 4 -2 -1

|   |   |   |   |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 |

→ 0  
→ 1  
→ 2  
→ 3  
→ 4

8, 4, -2, -1 weighted


|        | 8 | 4 | -2 | -1 |
|--------|---|---|----|----|
| 5 → 1  | 0 | 1 | 1  | 1  |
| 6 → 1  | 0 | 1 | 0  | 0  |
| 7 → 1  | 0 | 0 | 1  | 1  |
| 8 → 1  | 0 | 0 | 0  | 0  |
| 9 → 1  | 1 | 1 | 1  | 1  |
| 10 → 1 | 1 | 1 | 1  | 0  |

Biquinary: only 2 bits can be put

| <u>5</u> | <u>0</u> | <u>4</u> | <u>3</u> | <u>2</u> | <u>1</u> | <u>0</u> |   |
|----------|----------|----------|----------|----------|----------|----------|---|
| 0        | 1        | 0        | 0        | 0        | 0        | 1        | 0 |
| 0        | 1        | 0        | 0        | 0        | 1        | 0        | 1 |
| 0        | 1        | 0        | 0        | 1        | 0        | 0        | 2 |

|   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 3 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 4 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 5 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 6 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 7 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 8 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 9 |

in method 1, the number of bits is 2, but in method 2, the number of bits is 1.



$$(2^4 + 2^3) \parallel 2^2 \leftarrow (A)_{2^2}$$

$$2^2 + 2^1 = (Y)_{2^1}$$

$$(2^2 + 2^1) \parallel 2^0 = (A)_{2^0}$$

$$X \leftarrow (Y)_{2^2}$$

$$(2^2 + 2^1) \leftarrow (Y)_{2^1}$$

$$(2^2 + 2^1) \parallel 2^0 \leftarrow (A)_{2^0}$$

## Boolean Algebra:

↳ Closure: after doing any operation, the values we get will be in the domain  $\mathbb{B}$  (boolean algebra maintains it always)

↳ Associative law:

$$a \oplus (b \oplus c) = (a \oplus b) \oplus c$$

any binary operator

we can do this because associative law permits this

↳ Commutative law:

$$A \oplus B = B \oplus A$$

any binary operator

↳ Identity law:  $A \cdot 1 = A$

$$A + 0 = A$$

↳ Inverse law: if  $A \in \text{set } X$ , then  $A^{-1} \in \text{set } X$

$$(A + \bar{A}) = 1$$

↳ Distributive law: when I will work on 2 operators like,  $A \cdot (B + C)$ , the operators in between the operations operands can interchange.

$$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$$



## Boolean Algebra \* SPECIAL \*

### \* Duality:

$$as \rightarrow A \cdot 1 = A$$

$$A + 0 = A$$

→ this is duality in boolean algebra

if from a boolean equation, we invert the operators and

invert the values, the resulting equation is also TRUE

$$\begin{pmatrix} 1 \rightarrow 0 \\ 0 \rightarrow 1 \end{pmatrix}$$

$$\begin{pmatrix} \cdot \rightarrow + \\ + \rightarrow \cdot \end{pmatrix}$$

Theorem 1(a):  $X + X = X$

proof:

$$(X + X) = (X + X) \cdot 1 \quad [\text{Identity law}]$$

$$= (X + X)(X + \bar{X}) \quad [\text{Inverse law}]$$

$$= X + X \cdot \bar{X} = 0 + X$$

$$= X + 0 = X$$

duality:  $X \cdot X = X$

Theorem 6(a):  $X + XY = X$

$$X + XY = X(1 + Y) \quad [\text{Distributive}]$$

$$= X \cdot 1 \quad [\text{Identity (a)}]$$

$$= X \quad [\text{Identity (b)}]$$

∴ duality:  $X \cdot (X + Y) = X$

Q Simplify  $XY + \bar{X}Z + YZ$

$$= \cancel{XY + \bar{X}Z + YZ} = XY + \bar{X}Z + YZ + YZ$$

$$= \cancel{XY} + \cancel{Z(\bar{X} + Y)} + \cancel{XY} + YZ + \cancel{\bar{X}Z} + YZ$$

$$= \cancel{Y(X + Z)} + \cancel{Z(X + \bar{X})}$$



$$\Rightarrow XY + \bar{X}Z + YZ$$

$$= X\bar{X} + XY + \bar{X}Z + YZ$$

$$= \cancel{X\bar{X}} + YZ + \bar{X}Z + X\bar{X}$$

$$= Y(X + Z) + \bar{X}(X + Z)$$

$$= \bar{X}Y(\bar{X} + Y)(X + Z)$$



DLD  
Mörri's Mono  
2.4 → 2.5  
Reading

① Map method: using k-map is to create [Boolean expression]

↳ Karnaugh map → K-map

| x \ y | 0  | 1  |
|-------|----|----|
| 0     | 00 | 01 |
| 1     | 10 | 11 |

adjacent is the only value which is a value that has a change of only 1 value)

| x \ y | 0 | 1 |
|-------|---|---|
| 0     | 0 | 1 |
| 1     | 0 | 1 |

⇒ place the minterms on the map  
⇒ grouping → only with 1, 2, 4 values

| x \ y | 0              | 1              |
|-------|----------------|----------------|
| 0     | m <sub>0</sub> | m <sub>1</sub> |
| 1     | m <sub>2</sub> | m <sub>3</sub> |

~~$m_1 + m_2 + m_3$~~

$= m_1 + m_3 + m_2 + m_3$

$$f = \bar{x}y + x\bar{y} + xy$$

$$= \bar{x}y + x\bar{y} + x\bar{y} + xy$$

$$= y(x + \bar{x}) + x(y + \bar{y})$$

$$= x + y$$

| x \ yz | 00             | 01             | 11             | 10             |
|--------|----------------|----------------|----------------|----------------|
| 0      | m <sub>0</sub> | m <sub>1</sub> | m <sub>3</sub> | m <sub>2</sub> |
| 1      | m <sub>4</sub> | m <sub>5</sub> | m <sub>7</sub> | m <sub>6</sub> |


| x \ yz | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      |    |    | 1  | 1  |
| 1      | 1  | 1  | 1  | 1  |

| f              | x | y | z |
|----------------|---|---|---|
| m <sub>0</sub> | 0 | 0 | 0 |
| m <sub>1</sub> | 0 | 0 | 1 |
| m <sub>2</sub> | 0 | 1 | 0 |
| m <sub>3</sub> | 0 | 1 | 1 |
| m <sub>4</sub> | 1 | 0 | 0 |
| m <sub>5</sub> | 1 | 0 | 1 |
| m <sub>6</sub> | 1 | 1 | 0 |
| m <sub>7</sub> | 1 | 1 | 1 |

\* now take the minterms and group them  
 $\hookrightarrow x\bar{y}z + \bar{x}y$

$\Sigma(3, 4, 6, 7)$

| x | y | z |   |
|---|---|---|---|
| 0 | 0 | 0 |   |
| 0 | 0 | 1 |   |
| 0 | 1 | 0 |   |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 |   |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



$$= \bar{x}yz + xy + \cancel{x\bar{y}z} + xz$$

$$(m_3 + m_4) + (m_7 + m_6) + (m_4 + m_6)$$

PRACTICE  
K-MAP  
3 variable

| x \ yz | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 0      | m0 | m1 | m3 | m2 |
| 1      | m4 | m5 | m7 | m6 |

$\Sigma(0, 2, 4, 5, 6)$

$$= (m_0 + m_4) + (m_4 + m_5) + (m_4 + m_6) + (m_2 + m_6) + (m_2 + m_0)$$

$$= \bar{y}\bar{z} + x\bar{y} + x\bar{z} + y\bar{z} + \bar{x}\bar{z}$$



$$F(A, B, C, D) = \prod (3, 4, 6, 7, 11, 12, 13, 14, 15)$$

→ This means there are 0 in these terms

$$F(A, B, C, D) = \sum (1, 2, 5, 8, 9, 10)$$

→ This means there are 1 in these

|    |    |    |    |
|----|----|----|----|
| 01 | 11 | 10 | 00 |
| 1  | 1  | 1  | 1  |
| 1  | 1  | 1  | 1  |
| 1  | 1  | 1  | 1  |

|    |    |    |    |
|----|----|----|----|
| 01 | 11 | 10 | 00 |
| 1  | 1  | 1  | 1  |
| 1  | 1  | 1  | 1  |
| 1  | 1  | 1  | 1  |

Product of sum maxterms =

$$(\bar{C} + \bar{D})$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      | 0  | 1  | 3  | 2  |
| 01      | 4  | 5  | 7  | 6  |
| 11      | 12 | 13 | 15 | 14 |
| 10      | 8  | 9  | 11 | 10 |

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      |    |    | 0  |    |
| 01      | 0  |    | 0  | 0  |
| 11      | 0  | 0  | 0  | 0  |
| 10      |    |    | 0  |    |

$$F(w, x, y, z) = \sum (1, 3, 7, 11, 15)$$

$$d(w, x, y, z) = \sum (0, 2, 5)$$

we can take X as 1 or 0

don't care X → 0  
X → 1

|    |    |    |    |
|----|----|----|----|
| 0  | 1  | 3  | 2  |
| X  | 1  | 1  | X  |
| 4  | 5  | 7  | 6  |
|    | X  | 1  |    |
| 12 | 13 | 15 | 14 |
|    |    | 1  |    |
| 8  | 9  | 11 | 10 |
|    |    | 1  |    |

$$F(A, B, C, D) = \Sigma(0, 2, 4, 5, 8, 14, 15)$$

$$d(A, B, C, D) = \Sigma(7, 10, 13)$$

| AB \ CD | 00 | 01 | 10 | 11 |
|---------|----|----|----|----|
| 00      | 0  | 1  | 4  | 5  |
| 01      | 1  | 5  | 7  | 6  |
| 11      | 12 | 13 | 15 | 14 |
| 10      | 8  | 9  | 11 | 10 |

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      | 1  | 1  |    | 1  |
| 01      | 1  | 1  | 1  |    |
| 11      |    | 1  | 1  | 1  |
| 10      | 1  |    |    | 1  |

| AB \ CD | 00 | 01 | 10 | 11 |
|---------|----|----|----|----|
| 00      |    |    |    |    |
| 01      |    |    |    |    |
| 11      |    |    |    |    |
| 10      |    |    |    |    |

| AB \ CD | 00 | 01 | 10 | 11 |
|---------|----|----|----|----|
| 00      |    |    |    |    |
| 01      |    |    |    |    |
| 11      |    |    |    |    |
| 10      |    |    |    |    |

$$= \overline{C} \overline{A} + \overline{C} \overline{D} \overline{A} \overline{B} + D \overline{B} + \overline{C} \overline{D} A + \overline{A} \overline{B} \overline{C} \overline{D} A \overline{B}$$

$$= \overline{A} \overline{C} + \overline{A} \overline{B} \overline{C} \overline{D} + B \overline{D} + A \overline{C} \overline{D}$$

$$= \overline{A} \overline{B} \overline{D} + B \overline{D} + \overline{A} \overline{C} \overline{D} + A \overline{C} \overline{D}$$

4 Variable OVER

|   |   |   |   |
|---|---|---|---|
| X |   | 1 | X |
|   | 1 | X |   |
|   |   | 1 |   |
|   | 1 |   |   |

$$(2, 5, 0) \Sigma = (5, 0, 1, 0) \Sigma$$

one 1 as X that was in

5 Variable:

CDE  
AB

|    | 000 | 001 | 011 | 010 | 110 | 111 | 101 | 100 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 00 | 0   | 1   | 3   | 2   | 6   | 7   | 5   | 4   |
| 01 | 8   | 9   | 11  | 10  | 14  | 15  | 13  | 12  |
| 11 | 24  | 25  | 26  | 27  | 30  | 31  | 29  | 28  |
| 10 | 16  | 17  | 19  | 18  | 22  | 23  | 21  | 20  |

$F(A, B, C, D, E)$

$= \sum(0, 2, 4, 6, 9, 11, 12, 13, 15, 17, 24, 25, 27, 29, 31)$

|    | 000 | 001 | 011 | 010 | 110 | 111 | 101 | 100 |
|----|-----|-----|-----|-----|-----|-----|-----|-----|
| 00 | 1   |     |     | 1   | 1   |     |     | 1   |
| 01 |     | 1   | 1   |     |     | 1   | 1   | 1   |
| 11 |     | 1   | 1   |     |     | 1   | 1   |     |
| 10 |     | 1   |     |     |     |     | 1   |     |


5 variable to 6 variable is going to get us a big (bigger) K map. So we made

→ programmable method  $\Rightarrow$  Tabulation method

from the minterms we are given, we count the numbers of 1's in our minterms.

→ works with "essential prime implicant" → group of 1's

finds out, after we group terms



→ we can't cover this '1' without covering this group

$$F(w, x, y, z) = \sum(1, 4, 6, 7, 8, 9, 10, 11, 15)$$

|      |    |
|------|----|
| 0001 | 1  |
| 0100 | 4  |
| 0110 | 6  |
| 0111 | 7  |
| 1000 | 8  |
| 1001 | 9  |
| 1010 | 10 |
| 1011 | 11 |
| 1111 | 15 |

Table 1:

| group | minterms                    |
|-------|-----------------------------|
| 1     | 1 0001<br>4 0100<br>8 1000  |
| 2     | 6 0110<br>9 0111<br>10 1010 |
| 3     | 7 0111<br>11 1011           |
| 4     | 15 1111                     |





K map: (For f)

| wx \ yz | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00      | 0  | 2  | 3  | 8  |
| 01      | 4  | 5  | 7  | 6  |
| 11      | 12 | 13 | 15 | 14 |
| 10      | 8  | 9  | 11 | 10 |

HOMWORK

$$y(A, B, C, D) = \sum(0, 1, 3, 7, 8, 9, 11, 15)$$

| yz | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | x  | x  | x  | x  |
| 01 | x  |    |    |    |
| 11 |    |    |    | x  |
| 10 |    |    | x  | x  |
|    | x  |    | x  |    |
|    | x  | x  |    |    |

$$y = w + x'w + x'y'z + x'yz = 1$$

Topic Name : (DLD) ESE 1203 (SH)

Day : Sunday


Time : 9:40 Date : 10 / 09 / 23

## BCD sum using using 4 bit binary adder

| K | Binary sum | C | BCD sum |
|---|------------|---|---------|
| 0 | 1 0 1 0    | 1 | 0 0 0 0 |
| 0 | 1 0 1 1    | 1 | 0 0 0 1 |
| 0 | 1 1 0 0    | 1 | 0 0 1 0 |
| 0 | 1 0 1 1    | 1 | 0 0 1 1 |
| 0 | 1 1 1 0    | 1 | 0 1 0 0 |
| 0 | 1 1 1 1    | 1 | 0 1 0 1 |
| 0 | 0 0 0 0    | 1 | 0 0 1 1 |
| 0 | 0 0 0 1    | 1 | 0 1 1 1 |
| 0 | 0 0 1 0    | 1 | 0 1 0 0 |
| 0 | 0 0 1 1    | 1 | 0 1 0 1 |
| 1 | 0 0 0 0    | 1 | 1 0 0 0 |
| 1 | 0 0 0 1    | 1 | 1 0 0 1 |
| 1 | 0 0 1 0    | 1 | 1 0 1 0 |
| 1 | 0 0 1 1    | 1 | 1 0 1 1 |
| 1 | 0 1 0 0    | 1 | 1 1 0 0 |
| 1 | 0 1 0 1    | 1 | 1 1 0 1 |
| 1 | 0 1 1 0    | 1 | 1 1 1 0 |
| 1 | 0 1 1 1    | 1 | 1 1 1 1 |

$$C = K + B_8 B_4 + B_8 B_2$$

BCD addere






Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /



Implementing MUX with 4 bit binary adder :

+ comparison

+

(in next class)



Topic Name : CEE 1203 (SH)

Day : Sunday

Time : 9.40 Date : 17/09/23



multiplication for boolean expressions :

$$\begin{array}{r} \phantom{(x)} \phantom{A_1} B_1 \phantom{A_0} B_0 \\ (x) \phantom{A_1} A_1 \phantom{A_0} A_0 \\ \hline A_0 B_1 \phantom{A_0 B_0} \end{array}$$

$$(+)\phantom{A_1 B_1} A_1 B_1 \phantom{A_1 B_0} A_1 B_0 \phantom{A_1 B_0} . 0 \phantom{A_1 B_0} \dots$$


$$\frac{A_1 B_1}{C_3} + \frac{A_0 B_1}{C_2} + \frac{A_1 B_0}{C_1} + \frac{A_0 B_0}{C_0}$$

for  $n$  bit multiplication, product would be of  $2n$  bits




$$\begin{array}{r}
 \# \quad B_2 \quad B_1 \quad B_0 \\
 \quad \quad A_1 \quad A_0 \\
 \hline
 A_0 B_2 \quad A_0 B_1 \quad A_0 B_0 \\
 A_1 B_2 \quad A_1 B_1 \quad A_1 B_0 \quad 0 \\
 \hline
 A_1 B_2 + (A_0 B_2 + A_1 B_1) + (A_0 B_1 + A_1 B_0) + A_0 B_0
 \end{array}$$

→ making it using 4 bit adder.



it's only needed as it's written directly



4 bit  $B_3 \ B_2 \ B_1 \ B_0$   
 3 bit  $A_2 \ A_1 \ A_0$   
 with H.A  
 with 4 bit parallel adder

Comparison circuit designing

Flag bit : logical operational bit, returns '1' when logic = true

| $A_0$ | $B_0$ | $A \geq B$ | $A > B$ | $A < B$ |
|-------|-------|------------|---------|---------|
| 0     | 0     | 1          | 0       | 0       |
| 0     | 1     | 0          | 0       | 1       |
| 1     | 0     | 0          | 1       | 0       |
| 1     | 1     | 1          | 0       | 0       |

$F_1$   $F_2$  → flag bit  $F_3$

| $F_1$ | $F_2$ | $F_3$ |
|-------|-------|-------|
| 0     | 0     | 0     |
| 1     | 0     | 1     |
| 0     | 1     | 0     |
| 1     | 1     | 1     |

$$F_1 = A_0 \oplus B_0 = (A_0 \bar{B}_0 + \bar{A}_0 B_0)$$

$$F_2 = A_0 \bar{B}_0$$

$$F_3 = \bar{A}_0 B_0$$



$$A_3' B_3 +$$

Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /



For 3 bits :


3 bit comparator design

$$F[A > B] = A_2 \bar{B}_2 + x_2 A_1 \bar{B}_1 + x_2 x_1 A_0 \bar{B}_0$$


$$F[A < B] = \bar{A}_2 B_2 + x_2 \bar{A}_1 B_1 + x_2 x_1 \bar{A}_0 B_0$$

$$F[A = B] = (\bar{A}_0 B_0 + A_0 \bar{B}_0) (x_2 x_1 x_0)$$


|       |       |       |
|-------|-------|-------|
| $x_2$ | $x_1$ | $x_0$ |
| $A_2$ | $A_1$ | $A_0$ |
| $B_2$ | $B_1$ | $B_0$ |









Decoder:



in 7 segment, we had to use atleast 3 input lines, to get maximum 8 outputs, but (even though we needed 7) we couldn't have used 2 input lines (maximum  $4 = 2^2$ )

| C | b | x | y | D <sub>0</sub> | D <sub>1</sub> | D <sub>2</sub> | D <sub>3</sub> |
|---|---|---|---|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 1              | 0              | 0              | 0              |
| 0 | 0 | 0 | 1 | 0              | 1              | 0              | 0              |
| 0 | 1 | 1 | 0 | 0              | 0              | 1              | 0              |
| 1 | 0 | 1 | 1 | 0              | 0              | 0              | 1              |






Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_


Time : \_\_\_\_\_

Date : / /

| $x$ | $y$ | $D_0$ | $D_1$ | $D_2$ | $D_3$ |
|-----|-----|-------|-------|-------|-------|
| 0   | 0   | 0     | 1     | 1     | 1     |
| 0   | 1   | 1     | 0     | 1     | 1     |
| 1   | 0   | 1     | 1     | 0     | 1     |
| 1   | 1   | 1     | 1     | 1     | 0     |



Enable:



$x$

| $D_3$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00    | 1  | 1  | 1  | 1  |
| 01    | 1  | 1  | 1  | 1  |
| 11    | 1  | 1  | 1  | 1  |
| 10    | 1  | 1  | 1  | 1  |

$$x = D_3 + D_2$$

$y$

| $D_3$ | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00    | 1  | 1  | 1  | 1  |
| 01    | 1  | 1  | 1  | 1  |
| 11    | 1  | 1  | 1  | 1  |
| 10    | 1  | 1  | 1  | 1  |

Encoder

Decoder Encoder

from  $n$  inputs, gives  $\log_2 n$

| $D_0$ | $D_1$ | $D_2$ | $D_3$ | $x$ | $y$ |
|-------|-------|-------|-------|-----|-----|
| 0     | 0     | 0     | 0     | 0   | 0   |
| 0     | 1     | 0     | 0     | 0   | 1   |
| 0     | 0     | 1     | 0     | 1   | 0   |
| 0     | 0     | 0     | 1     | 1   | 1   |

if we put  $\frac{1}{1}$  here, it shows  $\frac{1}{1}$  as output

| $D_0$ | $D_1$ | $D_2$ | $D_3$ | $x$ | $y$ |
|-------|-------|-------|-------|-----|-----|
| 1     | 0     | 0     | 0     | 0   | 0   |
| x     | 0     | 0     | 0     | 0   | 1   |
| x     | x     | 1     | 0     | 1   | 0   |
| x     | x     | x     | 1     | 1   | 1   |


x here means it'll be 1 in both

$$y = D_3 + \overline{D_2} D_1$$


encoder

Multiplexers :

Demultiplexers :




Designing a combinational circuit using MUX :



$$F(x, y, z) = \sum (1, 3, 4, 6)$$

we assume any 2 ~~bit~~ variable as selection lines  
then the 3rd variable will be input line → do this table (x, y, z input)



| $x$ | $y$ | $z$ | $F$ |
|-----|-----|-----|-----|
| 0   | 0   | 0   | 0   |
| 0   | 0   | 1   | 1   |
| 0   | 1   | 0   | 0   |
| 0   | 1   | 1   | 1   |
| 1   | 0   | 0   | 1   |
| 1   | 0   | 1   | 0   |
| 1   | 1   | 0   | 1   |
| 1   | 1   | 1   | 0   |


Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_

Time : \_\_\_\_\_


Date : / /

1.  $F(x, y, z) = \Sigma(1, 3, 5, 6)$




| $\bar{x}$ | $\bar{y}$ | $\bar{z}$ | $F$ |
|-----------|-----------|-----------|-----|
| 0         | 0         | 0         | 0   |
| 0         | 0         | 1         | 1   |
| 0         | 1         | 0         | 0   |
| 0         | 1         | 1         | 1   |
| 1         | 0         | 0         | 0   |
| 1         | 0         | 1         | 1   |
| 1         | 1         | 0         | 1   |
| 1         | 1         | 1         | 0   |

2.  $F(x, y, z) = \Sigma(1, 3, 5, 6, 7)$



| $\bar{x}$ | $\bar{y}$ | $\bar{z}$ | $F$ |
|-----------|-----------|-----------|-----|
| 0         | 0         | 0         | 0   |
| 0         | 0         | 1         | 1   |
| 0         | 1         | 0         | 0   |
| 0         | 1         | 1         | 1   |
| 1         | 0         | 0         | 0   |
| 1         | 0         | 1         | 1   |
| 1         | 1         | 0         | 1   |
| 1         | 1         | 1         | 1   |



3.  $F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$






Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /



Application of mux demux


→ All communication lines



| A | B | C | D | E |   |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |

CT syllabus

Parallel Adder to Mux Demux







\* When we design a system, we need to provide some instructions, these are done by control logic.

## Programmable Logic Devices (PLD) :

→ PLA : can program AND array, OR array



programmable: we can connect these switches



→ PAL : can program


→ ROM : can program only OR array  
questions about PLA, PAL must contain these

eg:

$$\begin{aligned} F_0 &= A + \bar{B}\bar{C} \\ F_1 &= A\bar{C} + AB \\ F_2 &= \bar{B}\bar{C} + AB \\ F_3 &= \bar{B}C + A \end{aligned}$$

$A, B, C \rightarrow 3$  inputs  
 $A, \bar{B}\bar{C}, A\bar{C}, AB, \bar{B}C \rightarrow 5$  product terms  
 $F_0, F_1, F_2, F_3 \rightarrow 4$  outputs  
 $\therefore (3 \times 4)$  PLA device

personality matrix:



Topic Name : \_\_\_\_\_


Day : \_\_\_\_\_

Time : \_\_\_\_\_ Date : / /

\* we have to program with electrical signals

\* PROM : Programmable ROM

\* EPROM : \* when we use Erasable PROM



→ notch → if we light UV here, all the connections inside are erased ~~and~~

\* EEPROM : Electrical EPROM

\* deletes / erases not by UV but by specific electrical voltage


~~2-2023~~  
~~CSG-1204~~  
~~CAB~~

10.07.2023

# \* Introduction with lab equipments and IC of different logic gates.

IC:

identification:



- 02 - NOR
- 00 - NAND
- 08 - AND gate
- 04 - NOT gate

AND  
OR  
NOT

Basic

NAND  
NOR

Universal

XNOR  
XOR

LS - low power Schottky

for voltage


0-0.8 - 0

2.5-5 - 1

H/C - High Speed CMOS

0-1.5 - 0

3.5-5 - 1



Quad 2 input OR

## CAUTION

\* never take voltage level at exact 5.0 volt, take lower at 3.5-4.0 volt

\* while wiring or placing IC, keep the connection <sup>or debugging</sup> with voltage opened.

\* while debugging, VCC - grounding must be done first.

## LAB REPORT

↳ Objective

↳ Introduction

↳ Required Equipment

↳ Truth table

↳ Circuit Diagram

↳ Discussion

→ any mistake or wiring done in lab  
→ any problem faced



DLD

\* Combinational logic circuits

\* Sequential logic circuits

2 categories of electronic circuits:


\* Analog

→ continuous

(most things in nature)

\* Digital

→ discrete quantities (sample valued representation)



analog



digital

Advantage of digital:

- \* can be processed and transmitted more efficiently
- \*

# Binary digits: BIT

- 0 or 1 binary at which voltage level is set
- 1 → high voltage
- 0 → low voltage
- Group of bits are called codes


Being used to represent numbers, letters, symbols (i.e ASCII code), instructions and etc.

## Logic levels:


The voltages used to represent a 1 and 0 are called logic levels:



## Digital waveforms:



ideal pulse



Waveforms: series of pulses (pulse train)

→ Periodic:



period =  $T_1 = T_2 = T_3 = \dots$

non periodic:



non ideal pulse





## Duty Cycle:

$\boxed{BIT}$  : digital period

Ratio of the pulse width to period (T)

## Waveform and Binary information:




## Data Transfer:


Serial — bits are sent one bit at a time

Parallel — all the bits in a group are sent out on separate lines at the same time

## Serial over parallel:




advantages:  
- takes less time  
- takes more time



CSE-1203  
DLD  
MMAH

12.07.23




### Logic Circuit Timing Diagram:

A graphical representation of input and output signal relationships over the time dimension of a truth table.

AND gate T.D:



| x | y | f |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |







OR :

| x | y | f |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |




NOT :




| x | y |
|---|---|
| 1 | 0 |
| 0 | 1 |



XOR :



| x | y | f |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



no matter how many inputs are given in XOR gate, an even number of 1's or 0's would result in 0.

|   |   |   |   |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 |

# ASSIGNMENT

## Digital Logic Design

We have a data 001 in a register A

101

We want to transfer the data from A to B

| $x_1$ | $x_2$ | $x_3$ | Parity bit |
|-------|-------|-------|------------|
| 0     | 0     | 0     | 0          |
| 0     | 0     | 1     | 1          |
| 0     | 1     | 0     | 1          |
| 0     | 1     | 1     | 0          |
| 1     | 0     | 0     | 1          |
| 1     | 0     | 1     | 0          |
| 1     | 1     | 0     | 0          |
| 1     | 1     | 1     | 1          |

$$X = \begin{pmatrix} \frac{p}{2} \\ \frac{p}{2} \end{pmatrix} \cdot \begin{pmatrix} \frac{p}{2} \\ \frac{p}{2} \end{pmatrix}$$

transfer of information of 1 to 2

transfer of 1 to 2

$$\begin{matrix} \boxed{V} & x_1 \\ \boxed{X} & x_2 \end{matrix}$$



$$0 = 1 + \frac{p}{2} \cdot \frac{p}{2} \quad / \quad 0 = \frac{p}{2} + \frac{p}{2}$$

\* Name of the experiment :


Boolean function implementation using universal gates.

↳ NAND → NOT :  $A \rightarrow \bar{A}$





NAND → AND :

$A, B \rightarrow A \cdot B$




NAND → OR :



NAND → XOR :

$$A\bar{B} + \bar{A}B = \overline{\overline{A\bar{B} + \bar{A}B}} = \overline{\overline{A\bar{B}} \cdot \overline{\bar{A}B}} = \overline{AB + \bar{A}\bar{B}}$$



13



$$\bar{A} \leftarrow A \quad ; \quad \text{TOUCH} \leftarrow \text{CHAU}$$




$A \cdot B \equiv \overline{A+B}$   $A, B : \text{AND} \rightarrow \text{NAND}$



Hand → 90






$$\overline{9A} \cdot \overline{9A}$$





$$F = A \cdot C + B \cdot \bar{C}$$

$$= \overline{\overline{A \cdot C + B \cdot \bar{C}}} = \overline{\overline{A \cdot C} \cdot \overline{B \cdot \bar{C}}} = \overline{\overline{A \cdot C}} + \overline{\overline{B \cdot \bar{C}}} = \overline{\overline{A} + \overline{C}} + \overline{\overline{B} + C} = \overline{\overline{A} + \overline{C}} + \overline{\overline{B} + C}$$



| <u>A</u> | <u>B</u> | <u>C</u> | $F = A.C + B.\bar{C}$<br>$= \overline{\overline{A.C}} + \overline{\overline{B.\bar{C}}}$<br>$= \overline{\overline{A} + \bar{C}} + \overline{\bar{B} + C}$ | $\bar{A}$ | $\bar{B}$ | $\bar{C}$ |
|----------|----------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------|-----------|
| 0        | 0        | 0        | 0                                                                                                                                                          | 1         | 1         | 1         |
| 0        | 0        | 1        | 0                                                                                                                                                          | 1         | 1         | 0         |
| 0        | 1        | 0        | 1                                                                                                                                                          | 1         | 0         | 1         |
| 0        | 1        | 1        | 0                                                                                                                                                          | 1         | 0         | 0         |
| 1        | 0        | 0        | 0                                                                                                                                                          | 0         | 1         | 1         |
| 1        | 0        | 1        | 1                                                                                                                                                          | 0         | 1         | 0         |
| 1        | 1        | 0        | 1                                                                                                                                                          | 0         | 0         | 1         |
| 1        | 1        | 1        | 1                                                                                                                                                          | 0         | 0         | 0         |

0 + 0

0 + 0


0

0 + 0

0

1 + 0

0 + 1



ALU:

→ Arithmetic logic unit

⇒ Experiment name: Design and implementation of full adder and full subtractor

↳ Half adder:


input: 2 → A, B

output: 2 → sum S, carry C

$$S(A, B) = A \oplus B$$

$$C(A, B) = A \cdot B$$


| A | B | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



Full adder:

$$S(A, B, C_{in}) = A \oplus B \oplus C_{in}$$

$$C_{out}(A, B, C_{in}) =$$




| A | B | C <sub>in</sub> | S | C <sub>out</sub> |
|---|---|-----------------|---|------------------|
| 0 | 0 | 0               | 0 | 0                |
| 0 | 0 | 1               | 1 | 0                |
| 0 | 1 | 0               | 1 | 0                |
| 0 | 1 | 1               | 0 | 1                |
| 1 | 0 | 0               | 1 | 0                |
| 1 | 0 | 1               | 0 | 1                |
| 1 | 1 | 0               | 0 | 1                |
| 1 | 1 | 1               | 1 | 1                |

$$\begin{aligned}
 S &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

$$\begin{aligned}
 C_{out} &= \bar{A}BC_{in} + A\bar{B}C_{in} + AB\bar{C}_{in} + ABC_{in} \\
 &= BC(A + \bar{A}) + A(\bar{B}C + B\bar{C}) \\
 &= BC_{in} + A(B \oplus C_{in})
 \end{aligned}$$



## Half Subtractor



| A | B | D | B <sub>out</sub> |
|---|---|---|------------------|
| 0 | 0 | 0 | 0                |
| 0 | 1 | 1 | 1                |
| 1 | 0 | 1 | 0                |
| 1 | 1 | 0 | 0                |

$$(0 \oplus 0)A + (0 \oplus 1)A + (1 \oplus 0)A + (1 \oplus 1)A$$

$$(0 \oplus 1)A + (1 \oplus 0)A$$

$$D = \bar{A}B + A\bar{B} = A \oplus B$$

$$B_{out} = \bar{A}B$$

## Full Subtractor

$$D = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$= \underline{A \oplus B \oplus C}$$

$$B = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

$$= BC(A + \bar{A}) + \bar{A}(\bar{B}C + B\bar{C})$$

$$= \underline{BC + \bar{A}(B \oplus C)}$$


| A | B | C <sub>in</sub> | D | B |
|---|---|-----------------|---|---|
| 0 | 0 | 0               | 0 | 0 |
| 0 | 0 | 1               | 1 | 1 |
| 0 | 1 | 0               | 1 | 1 |
| 0 | 1 | 1               | 0 | 1 |
| 1 | 0 | 0               | 1 | 0 |
| 1 | 0 | 1               | 0 | 0 |
| 1 | 1 | 0               | 0 | 0 |
| 1 | 1 | 1               | 1 | 1 |




## Logic circuit

- combinational logic circuit
- sequential logic circuit

CLC:





SLC:



every digital system have  
CLC, most systems encountered  
in practice also include  
storage.

## Sequential LC

- asynchronous
- synchronous






Fig → Synchronous clocked sequential circuit



Fig: Timing diagram of clock pulses

→ may use many flip-flops to store as many bits as necessary

SR Latch: → Asynchronous LC : no clock pulse




Fig: SR latch

| S | R | Q | Q̄ |
|---|---|---|----|
| 1 | 0 | 1 | 0  |
| 0 | 0 | 1 | 0  |
| 0 | 1 | 0 | 1  |
| 0 | 0 | 0 | 1  |
| 1 | 1 | 0 | 0  |

output Q and Q̄ are always opposite to each other

if (0, 0) comes, it will be as it was before

→ same as before

\* Logic gates are defined by truth tables.

Flipflops are defined by behaviour tables / function tables.


Function Table, ~~Truth table~~



if there is no clock pulse involved in a flip flop, it is called a latch.



SR latch with control input:



Logic diagram

Uses of SR Latch:

→ in keyboard's, when we press keys, the keys create a shake / shock upon every press, which might result in repetitiveness of the letters pressed.

1010  
1110

Binary B      Gray G<sub>3</sub> G<sub>2</sub> G<sub>1</sub> G<sub>0</sub>

*Gray code is a binary code where only one bit changes between consecutive values*

|                | B <sub>3</sub> | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> | G <sub>3</sub> | G <sub>2</sub> | G <sub>1</sub> | G <sub>0</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| m <sub>0</sub> | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| m <sub>1</sub> | 0              | 0              | 0              | 1              | 0              | 0              | 0              | 1              |
| m <sub>2</sub> | 0              | 0              | 1              | 0              | 0              | 0              | 1              | 1              |
| m <sub>3</sub> | 0              | 0              | 1              | 1              | 0              | 0              | 1              | 0              |
| 4              | 0              | 1              | 0              | 0              | 0              | 1              | 1              | 1              |
| 5              | 0              | 1              | 0              | 1              | 0              | 1              | 0              | 1              |
| 6              | 0              | 1              | 1              | 0              | 0              | 1              | 0              | 0              |
| 7              | 0              | 1              | 1              | 1              | 0              | 1              | 1              | 0              |
| 8              | 1              | 0              | 0              | 0              | 1              | 1              | 1              | 1              |
| 9              | 1              | 0              | 0              | 1              | 1              | 1              | 0              | 1              |
| 10             | 1              | 0              | 1              | 0              | 1              | 1              | 0              | 0              |
| 11             | 1              | 0              | 1              | 1              | 1              | 1              | 1              | 0              |
| 12             | 1              | 1              | 0              | 0              | 1              | 0              | 1              | 1              |
| 13             | 1              | 1              | 0              | 1              | 1              | 0              | 0              | 1              |
| 14             | 1              | 1              | 1              | 0              | 1              | 0              | 1              | 0              |
| 15             | 1              | 1              | 1              | 1              | 1              | 0              | 1              | 1              |

Kannan

Bodean function :

K-Map:

|    |    |           |    |    |
|----|----|-----------|----|----|
|    |    | $B_1 B_0$ |    |    |
|    |    | $B_3 B_2$ |    |    |
|    | 00 | 01        | 11 | 10 |
| 00 | 0  | 1         | 3  | 2  |
| 01 | 4  | 5         | 7  | 6  |
| 11 | 12 | 13        | 15 | 14 |
| 10 | 8  | 9         | 11 | 10 |

$$G_0 = \sum (1, 2, 5, 6, 9, 10, 13, 14)$$

$G_0:$

|   |           |           |  |
|---|-----------|-----------|--|
|   |           | $B_1 B_0$ |  |
|   | $B_2 B_3$ |           |  |
|   | 01        | 10        |  |
| 1 | 1         | 1         |  |
| 1 |           | 1         |  |
| 1 |           | 1         |  |
| 1 | 1         | 1         |  |

$$G_0 = \overline{B_1} B_0 + B_1 \overline{B_0} = B_1 \oplus B_0$$

$$G_1 = \sum (2, 3, 4, 5, 10, 11, 12, 13)$$

$G_1:$

|    |           |           |    |    |    |
|----|-----------|-----------|----|----|----|
|    |           | $B_1 B_0$ |    |    |    |
|    | $B_3 B_2$ |           |    |    |    |
|    |           | 00        | 01 | 11 | 10 |
| 00 |           |           |    | 1  | 1  |
| 01 |           | 1         | 1  |    |    |
| 11 |           | 1         | 1  |    |    |
| 10 |           |           |    | 1  | 1  |

$$G_1 = \overline{B_2} \overline{B_3} (B_2 \overline{B_1} + B_1 \overline{B_2})$$

$$\Rightarrow G_1 = B_2 \oplus B_1$$

$$G_2 = \sum (4, 5, 6, 7, 8, 9, 10, 11)$$

$G_2:$

|    |           |           |    |    |    |
|----|-----------|-----------|----|----|----|
|    |           | $B_1 B_0$ |    |    |    |
|    | $B_3 B_2$ |           |    |    |    |
|    |           | 00        | 01 | 11 | 10 |
| 00 |           |           |    |    | 1  |
| 01 |           | 1         | 1  | 1  | 1  |
| 11 |           |           |    |    |    |
| 10 |           | 1         | 1  | 1  | 1  |

$$G_2 = \overline{B_3} \overline{B_2} B_3 + B_3 \overline{B_2}$$

$$= B_3 \oplus B_2$$


$$G_3 = \sum(8, 9, 10, 11, 12, 13, 14, 15)$$

$G_3$   $B_1 B_0$

|                |    |    |    |    |
|----------------|----|----|----|----|
|                | 00 | 01 | 10 | 11 |
| $B_3$ $B_2$ 00 |    |    |    |    |
| 01             |    |    |    |    |
| 10             | 1  | 1  | 1  | 1  |
| 11             | 1  | 1  | 1  | 1  |

$G_3 = B_3$

|    |    |    |    |    |
|----|----|----|----|----|
|    | 00 | 01 | 10 | 11 |
| 00 |    |    |    |    |
| 01 |    |    |    |    |
| 10 |    |    |    |    |
| 11 |    |    |    |    |



|    |    |    |    |    |
|----|----|----|----|----|
|    | 00 | 01 | 10 | 11 |
| 00 |    |    |    |    |
| 01 |    |    |    |    |
| 10 |    |    |    |    |
| 11 |    |    |    |    |



| $G_3$ | $G_2$ | $G_1$ | $G_0$ | $B_3$ | $B_2$ | $B_1$ | $B_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     |
| 0     | 0     | 1     | 0     | 0     | 0     | 1     | 1     |
| 0     | 0     | 1     | 1     | 0     | 0     | 1     | 0     |
| 0     | 1     | 0     | 0     | 0     | 1     | 1     | 1     |
| 0     | 1     | 0     | 1     | 0     | 1     | 1     | 0     |
| 0     | 1     | 1     | 0     | 0     | 1     | 0     | 0     |
| 0     | 1     | 1     | 1     | 0     | 1     | 0     | 1     |
| 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     |
| 1     | 0     | 0     | 1     | 1     | 1     | 1     | 0     |
| 1     | 0     | 1     | 0     | 1     | 1     | 0     | 0     |
| 1     | 0     | 1     | 1     | 1     | 1     | 0     | 1     |
| 1     | 1     | 0     | 0     | 1     | 0     | 0     | 0     |
| 1     | 1     | 0     | 1     | 1     | 0     | 0     | 1     |
| 1     | 1     | 1     | 0     | 1     | 0     | 1     | 1     |
| 1     | 1     | 1     | 1     | 1     | 0     | 1     | 0     |

$$B_0 = 1, 2, 4, 7, 8, 11, 13, 14$$

$$B_1 = 2, 3, 4, 5, 8, 9, 12, 15$$

$$B_2 = 4, 5, 6, 7, 8, 9, 10, 11$$

$$B_3 = 8, 9, 10, 11, 12, 13, 14, 15$$

$G_1, G_0$

| $G_3, G_2$ | 00    | 01    | 11    | 10    |
|------------|-------|-------|-------|-------|
| 00         | $m_0$ | $m_2$ | $m_3$ | $m_1$ |
| 01         | 4     | 5     | 7     | 6     |
| 11         | 12    | 13    | 15    | 14    |
| 10         | 8     | 9     | 11    | 10    |

$B_0, G_1, G_0$

$G_3, G_2$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$G_1, G_0$

$B_0, G_1, G_0$

$G_3, G_2$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$$B_0 = \overline{G_1} G_0 + G_1 \overline{G_0} + \dots$$

$B_1, G_3, G_2$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$G_1, G_0$

$B_1, G_3, G_2$

$G_1, G_0$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$B_2, G_3, G_2$

$G_1, G_0$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$B_2, G_3, G_2$

$G_1, G_0$

| $G_3, G_2$ | 00 | 01 | 11 | 10 |
|------------|----|----|----|----|
| 00         | 1  | 1  | 1  | 1  |
| 01         | 1  | 1  | 1  | 1  |
| 11         | 1  | 1  | 1  | 1  |
| 10         | 1  | 1  | 1  | 1  |

$$\Rightarrow B_3 = G_3$$

$$\Rightarrow B_2 = \overline{G_3} G_2 + G_3 \overline{G_2} = G_3 \oplus G_2$$


$$\begin{aligned} \Rightarrow B_1 &= \overline{G_3} \overline{G_2} \overline{G_1} + \overline{G_3} G_2 \overline{G_1} + G_3 G_2 \overline{G_1} + G_3 \overline{G_2} \overline{G_1} \\ &= G_1 \oplus G_2 \oplus G_3 \end{aligned}$$


$$\Rightarrow B_0 =$$

|   |   |   |   |
|---|---|---|---|
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 |

→ if such patterns occurs,

$$B_0 = (G_0 \oplus G_1 \oplus G_2 \oplus G_3)$$




SE 1203  
mmah

### Synchronous sequential circuit analysis:

\* The behaviour of a clocked seq. circuit depends on the inputs, outputs and the internal state.


\* The outputs and the next state are both function on the applied inputs and the present state.

\* The boolean expression that describe seque. circuits






## Mealy model:



## Moore model:




STATE  
DIAGRAM

~~~~~  
IMPORTANT

$$\text{next state} = F(\text{current state, inputs})$$

$$\text{outputs} = G(\text{current state})$$

\* D flipflop  $\rightarrow$    $\rightarrow Q(t+1) = D(t)$

\* SR Flipflop  $\rightarrow$  


$$\rightarrow = J\bar{Q} + \bar{K}Q$$

\* JK flipflop  $\rightarrow$

\* T Flipflop  $\rightarrow$

$$\rightarrow = T\bar{Q} + Q\bar{T}$$

$$= T \oplus Q$$



$$D = A \oplus x \oplus y$$

| Present state | Inputs |   | Next state |
|---------------|--------|---|------------|
| A             | x      | y | A          |
| 0             | 0      | 0 | 0          |
| 0             | 0      | 1 | 1          |
| 0             | 1      | 0 | 1          |
| 0             | 1      | 1 | 0          |
| 1             | 0      | 0 | 1          |
| 1             | 0      | 1 | 0          |
| 1             | 1      | 0 | 0          |
| 1             | 1      | 1 | 1          |




00,0

11,0

Exp name: Design and implementation of multiplexer and demultiplexer circuits.

$s_0 \rightarrow s_1$



| $s_1$ | $s_0$ | Output |
|-------|-------|--------|
| 0     | 0     | $D_0$  |
| 0     | 1     | $D_1$  |
| 1     | 0     | $D_2$  |
| 1     | 1     | $D_3$  |

$$Y_0 = (\bar{s}_1 \bar{s}_0 D_0 + \bar{s}_1 s_0 D_1 + s_1 \bar{s}_0 D_2 + s_1 s_0 D_3)$$


$$Y_0 = \bar{s}_1 \bar{s}_0 D_0$$

$$Y_1 = \bar{s}_1 s_0 D_1$$

$$Y_2 = s_1 \bar{s}_0 D_2$$

$$Y_3 = s_1 s_0 D_3$$

Handwritten text at the top of the page, partially obscured by a horizontal line. It appears to be a title or description of the circuit, possibly mentioning "4-to-1 Multiplexer" and "Truth Table".



Handwritten notes and equations on the left side of the page:

- $Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$
- $Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$
- $Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$
- $Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$

Handwritten title: 4-to-1 Demux

| $S_1$ | $S_0$ | $I$ | $D_0$ | $D_1$ | $D_2$ | $D_3$ |
|-------|-------|-----|-------|-------|-------|-------|
| 0     | 0     | 1   | 1     | 0     | 0     | 0     |
| 0     | 1     | 1   | 0     | 1     | 0     | 0     |
| 1     | 0     | 1   | 0     | 0     | 1     | 0     |
| 1     | 1     | 1   | 0     | 0     | 0     | 1     |




Topic Name :

CSE 1203 (NMAH)

Day: Tuesday

Time: 9.40 Date: 29/08/23

## synchronous counter





state diagram

| $Q_1$ | $Q_0$ | $Q_1^+$ | $Q_0^+$ |
|-------|-------|---------|---------|
| 0     | 0     | 0       | 1       |
| 0     | 1     | 1       | 0       |
| 1     | 0     | 1       | 1       |
| 1     | 1     | 0       | 0       |

state table

| Present state |       | next state |         | FF input |       | $Q_0$ |
|---------------|-------|------------|---------|----------|-------|-------|
| $Q_1$         | $Q_0$ | $Q_1^+$    | $Q_0^+$ | $J_1$    | $K_1$ |       |
| 0             | 0     | 0          | 1       | 0        | X     | 1     |
| 0             | 1     | 1          | 0       | 1        | X     | X     |
| 1             | 0     | 1          | 1       | X        | 0     | X     |
| 1             | 1     | 0          | 0       | X        | 1     | X     |

Kmap:



| $Q_2$ | $Q_1$ | $Q_0$ | $Q_2^+$ | $Q_1^+$ | $Q_0^+$ |
|-------|-------|-------|---------|---------|---------|
| 0     | 0     | 0     | 0       | 0       | 1       |
| 0     | 0     | 1     | 0       | 1       | 0       |
| 0     | 1     | 1     | 0       | 1       | 0       |
| 1     | 0     | 0     | 1       | 0       | 1       |
| 1     | 0     | 1     | 1       | 0       | 0       |
| 1     | 1     | 0     | 1       | 0       | 0       |
| 1     | 1     | 1     | 0       | 0       | 1       |

$$\begin{aligned} J_0 &= 1 \\ K_0 &= 1 \end{aligned}$$

$$\begin{aligned} J_1 &= Q_0 \\ K_1 &= Q_0 \end{aligned}$$

$$\begin{aligned} J_2 &= Q_0 Q_1 \\ K_2 &= Q_0 Q_1 \end{aligned}$$

## \* Reverse Circuit designing (Sequential circuit design):


↳ Reverse engineering

↳ state diagram & state table

⇒ it takes  $n$  cycles to scan  $n$  bit inputs

sequence detector:

→ overlapping  
→ non-overlapping



Steps

→ make a state table based on prob statement.

→ assign binary codes to the states in the state table.  
If you have  $n$  states, your binary codes will have at least  $\lceil \log_2 n \rceil$  digits and ff's


→ for each ff, use the present state, next states, simplify the eqn.

sequence recognizer:

needs a sequential circuit because the circuit has to remember the inputs from previous clock cycles, in order to determine a match was found or not.

Design a circuit that detects a sequence of 3 consecutive 1's in a string of bits (with DFF)

State diagram:



Moore


State table:

Excitation table:

F

Diagram (circuit):

1011 detector:



Moore



minimizing state of sequential logic circuit

State reduction :

- understand specification
- state diagram
- tables (state table from state graph)
- state assigned minimization
- create state assigned table :

→ avoid unnecessary states + remove unnecessary states

eg: sequence detector : (0101) ~~11~~ (1101)

→ eliminate redundant states

→ determining equivalent states first :

→ implication chart

State assignment :

given a seq. circuit with 3 states, 2 ff's, there are

$4 \times 3 \times 2 = 24$  states that can be assigned

Guidelines for state assignment

→ ~~State~~

→ states which have the same next states for a given input should be given adjacent assignments



Topic Name : \_\_\_\_\_

Day : \_\_\_\_\_

Time : \_\_\_\_\_

Date : / /

↳ states which are the next states of the same state should be given adjacent assignments.

↳ states which have the same output for a given input should be given adjacent assignments.

|   | x=0 | x=1 | x=0 | x=1 |
|---|-----|-----|-----|-----|
| a | a   | c   | 0   | 0   |
| b | d   | f   | 0   | 1   |
| c | e   | a   | 0   | 0   |
| d | d   | b   | 0   | 1   |
| e | b   | f   | 1   | 0   |
| f | c   | e   | 1   | 0   |