### CS 223 Computer Organization & Architecture

Lecture 25 [06.04.2020]

### **Pipeline Hazards**




John Jose


**Assistant Professor** 

Department of Computer Science & Engineering Indian Institute of Technology Guwahati, Assam.

### Introduction to MIPS-RISC Architecture

- Microprocessor without Interlocked Pipelined Stages
- 32 registers (32 bit each)
- Uniform length instructions [4B]
- \*RISC-Load store architecture






## Pipelined RISC Data path

Instruction Fetch


Instr. Decode Reg. Fetch


**Execute Addr. Calc** 

Memory Access Write Back




	Clock number											
Instruction number	1	2	3	4	5	6	7	8				
i	IF	ID	EX	MEM	WB							
i+1		IF	ID	EX	MEM	WB						
i+2			IF	ID	EX	MEM	WB					
i+3				IF	ID	EX	MEM	WB				
i+4					IF	ID	EX	MEM				





#### **Introduction to MIPS**

- MIPS Microprocessor without Interlocked Pipelined Stages
- ❖ 32 registers (32 bit each)
- Uniform length instructions
- ❖ RISC- Load store architecture



	Clock number											
Instruction number	1	2	3	4	5	6	7	8				
i	IF	ID	EX	MEM	WB							
i+1		IF	ID	EX	MEM	WB						
i+2			IF	ID	EX	MEM	WB					
i+3				IF	ID	EX	MEM	WB				
i+4					IF	ID	EX	MEM				


## Limits to pipelining

- Hazards: circumstances that would cause incorrect execution if next instruction is fetched and executed
  - ❖Structural hazards: Attempting to use the same hardware to do two different things at the same time
  - ❖ Data hazards: Instruction depends on result of prior instruction still in the pipeline
  - Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches)

### Structural Hazard

#### **Eg: Uniport Memory**





### **Resolving Structural Hazard**

- Eliminate the use same hardware for two different things at the same time
- Solution 1: Wait
  - must detect the hazard
  - must have mechanism to stall
- Solution 2: Duplicate hardware
  - Multiple such units will help both instruction to progress

### **Detecting & Resolving Structural Hazard**


## 

Reg

Stall

Instr 3

## Eliminating Structural Hazards at Design



### **Data Hazard**

#### Time (clock cycles)


add **r1**, r2, r3

sub r4, r1, r3

and r6, r1, r7

or r8, r1, r9

xor r10, r1, r11



### Three Generic Data Hazards

#### ❖ Read After Write (RAW)

Instr<sub>J</sub> tries to read operand before Instr<sub>I</sub> writes it

- Caused by a data dependence
- This hazard results from an actual need for communication.

### Three Generic Data Hazards

#### Write After Read (WAR)

Instr, writes operand before Instr, reads it

I: sub r4,r1,r3J: add r1,r2,r3

K: mul r6,r1,r7

- Called an anti-dependence by compiler writers
- This results from reuse of the name r1
- Can't happen in MIPS 5 stage pipeline because:
  - All instructions take 5 stages, and
  - Reads are always in stage 2, and
  - Writes are always in stage 5

#### **Three Generic Data Hazards**

Write After Write (WAW)

Instr<sub>J</sub> writes operand before Instr<sub>I</sub> writes it.

I: sub r1,r4,r3


J: add r1,r2,r3

Called an output dependence


❖ This also results from the reuse of name r1. K: mul r6,r1,r7

- Can't happen in MIPS 5 stage pipeline because:
  - ❖ All instructions take 5 stages, and
  - Writes are always in stage 5
- ❖ WAR and WAW happens in out of order pipes

## **Operand Forwarding to Avoid Data Hazard**




# **Hardware Change for Forwarding**




## Data Hazard even with Operand Forwarding

#### Time (clock cycles)




# Resolving the Load-ALU Hazard






### Software Scheduling for Load Hazards




### **Control Hazard on Branches**

#### => Three Stage Stall




## **Conventional MIPS Pipeline**

#### **Branching at 4th stage**



# Branch Optimized MIPS Pipeline





johnjose@iitg.ac.in http://www.iitg.ac.in/johnjose/