### CS 223 Computer Organization & Architecture

**Lecture 28 [16.04.2020]** 

### **Pipeline Hazard Analysis**




John Jose

**Assistant Professor** 

Department of Computer Science & Engineering Indian Institute of Technology Guwahati, Assam.

- Which of the following statements is/are TRUE?
- (I) RAW data hazard could be reduced by operand forwarding.
- (II) A normal in-order 5 stage MIPS pipeline can achieve an IPC larger than 1.
- (III) For a MIPS instruction STR R2, 16(R3), some contents stored in its ID/EX pipeline register will bypass the EX unit directly to EX/MEM pipeline register.
- (IV) A normal 5 stage in order RISC pipeline without operand forwarding can have RAW and WAR hazards.
- (A) I only (B) I & III only (C) II & IV only (D) III & IV only

# Operand Forwarding to Avoid Data Hazard



- Which of the following statements is/are TRUE?
- (I) RAW data hazard could be reduced by operand forwarding.
- (II) A normal in-order 5 stage MIPS pipeline can achieve an IPC larger than 1.
- (III) For a MIPS instruction STR R2, 16(R3), some contents stored in its ID/EX pipeline register will bypass the EX unit directly to EX/MEM pipeline register.
- (IV) A normal 5 stage in order RISC pipeline without operand forwarding can have RAW and WAR hazards.
- (A) I only (B) I & III only (C) II & IV only (D) III & IV only

# **Visualizing Pipelining**


Clock number										
Instruction number	1	2	3	4	5	6	7	8		
i	IF	ID	EX	MEM	WB					
i+1		IF	ID	EX	MEM	WB				
i+2			IF	ID	EX	MEM	WB			
i+3				IF	ID	EX	MEM	WB		
i+4					IF	ID	EX	MEM		

- Which of the following statements is/are TRUE?
- RAW data hazard could be reduced by operand forwarding. **(l)**



- A normal in-order 5 stage MIPS pipeline can achieve an IPC larger than 1. (II)
- For a MIPS instruction STR R2, 16(R3), some contents stored in its ID/EX pipeline register will bypass the EX unit directly to EX/MEM pipeline register.
- (IV) A normal 5 stage in order RISC pipeline without operand forwarding can have RAW and WAR hazards.
- (A) I only (B) I & III only (C) II & IV only (D) III & IV only

# Pipelined RISC Data path



STR R2, 16(R3)

- Which of the following statements is/are TRUE?
- (I) RAW data hazard could be reduced by operand forwarding.



- (III) For a MIPS instruction STR R2, 16(R3), some contents stored in its ID/EX pipeline register will bypass the EX unit directly to EX/MEM pipeline register.
- (IV) A normal 5 stage in order RISC pipeline without operand forwarding can have RAW and WAR hazards.
- (A) I only (B) I & III only (C) II & IV only (D) III & IV only

# Visualizing Pipelining

	Clock number											
Instruction number	1	2	3	4	5	6	7	8				
i	IF	ID	EX	MEM	WB							
i+1		IF	ID	EX	MEM	WB						
i+2			IF	ID	EX	MEM	WB					
i+3				IF	ID	EX	MEM	WB				
i+4					IF	ID	EX	MEM				


- ❖ Which of the following statements is/are TRUE?
- (I) RAW data hazard could be reduced by operand forwarding.



- (III) For a MIPS instruction STR R2, 16(R3), some contents stored in its ID/EX pipeline register will bypass the EX unit directly to EX/MEM pipeline register.
- (IV) A normal 5 stage in order RISC pipeline without operand forwarding can have RAW and WAR hazards.
- (A) I only (B) L& III only (C) II & IV only (D) III & IV only

- Which of the following statements is/are FALSE?
- (I) For a MIPs multi-cycle floating point pipeline the initiation interval of FP-mul is larger than that of FP-add
- (II) WAW hazard cannot happen in a MIPS multi-cycle floating point pipeline.
- (III) In a MIPS multi-cycle floating point pipeline that supports operand forwarding, there will be 7 stalls between a pair of adjacent MUL instructions that has a RAW dependency between them.
- (IV) If a 32 bit value (0x12345678) is stored in memory byte addresses 2000, 2001, 2002 and 2003 in big-endian format, then location 2001 holds the value 0x56.
- (A) III only (B) I only (C) I & IV only (D) I, II, III & IV

# **Multi-cycle Operations**




Functional unit	Latency	Initiation interval
Integer ALU	0	1
Data memory (integer and FP loads)	1	1
FP add	3	1
FP multiply (also integer multiply)	6	1
FP divide (also integer divide)	24	25

Latencies and initiation intervals for functional units.

- Which of the following statements is/are FALSE?
- (I) For a MIPs multi-cycle floating point pipeline the initiation interval of FP-mul is larger than that of FP-add
- (II) WAW hazard cannot happen in a MIPS multi-cycle floating point pipeline.
- (III) In a MIPS multi-cycle floating point pipeline that supports operand forwarding, there will be 7 stalls between a pair of adjacent MUL instructions that has a RAW dependency between them.
- (IV) If a 32 bit value (0x12345678) is stored in memory byte addresses 2000, 2001, 2002 and 2003 in big-endian format, then location 2001 holds the value 0x56.
- (A) III only (B) I only (C) I & IV only (D) I, II, III & IV

# **Multi-cycle Operations**



MUL.D	IF	ID	M1	M2	M3	M4	M5	M6	M7	MEM	WB
ADD.D		IF	ID	AI	A2	A3	A4	MEM	WB		
L.D			IF	ID	EX	MEM	WB				
S.D				IF	ID	EX	MEM	WB			


The pipeline timing of a set of independent FP operations. The stages in italics show where data are needed, while the stages in bold show where a result is available. The ".D" extension on the instruction mnemonic indicates double-precision (64-bit) floating-point operations. FP loads and stores use a 64-bit path to memory so that the pipelining timing is just like an integer load or store.

- Which of the following statements is/are FALSE?
- (I) For a MIPs multi-cycle floating point pipeline the initiation interval of FP-mul is larger than that of FP-add
- (II) WAW hazard cannot happen in a MIPS multi-cycle floating point pipeline.



- (III) In a MIPS multi-cycle floating point pipeline that supports operand forwarding, there will be 7 stalls between a pair of adjacent MUL instructions that has a RAW dependency between them.
- (IV) If a 32 bit value (0x12345678) is stored in memory byte addresses 2000, 2001, 2002 and 2003 in big-endian format, then location 2001 holds the value 0x56.
- (A) III only (B) I only (C) I & IV only (D) I, II, III & IV


# **Multi-cycle Operations**




- Which of the following statements is/are FALSE?
- (I) For a MIPs multi-cycle floating point pipeline the initiation interval of FP-mul is larger than that of FP-add
- (II) WAW hazard cannot happen in a MIPS multi-cycle floating point pipeline.
- (III) In a MIPS multi-cycle floating point pipeline that supports operand forwarding, there will be 7 stalls between a pair of adjacent MUL instructions that has a RAW dependency between them.
- (IV) If a 32 bit value (0x12345678) is stored in memory byte addresses 2000, 2001, 2002 and 2003 in big-endian format, then location 2001 holds the value 0x56.
- (A) III only (B) I only (C) I & IV only (D) I, II, III & IV

# **Byte Ordering**

#### Big Endian vs. Little Endian





- Which of the following statements is/are FALSE?
- For a MIPs multi-cycle floating point pipeline the initiation interval of FP-mul is **(I)** larger than that of FP-add
- WAW hazard cannot happen in a MIPS multi-cycle floating point pipeline. (II)



- (III)In a MIPS multi-cycle floating point pipeline that supports operand forwarding, there will be 7 stalls between a pair of adjacent MUL instructions that has a RAW dependency between them.
- (IV) If a 32 bit value (0x12345678) is stored in memory byte addresses 2000, 2001. 2002 and 2003 in big-endian format, then location 2001 holds the value 0x56.
- (A) III only (B) I only (C) I & IV only (D) I, II, III & IV

Given a non-pipelined architecture running at 1.5 GHz, that takes 5 cycles to finish an instruction. You want to make it pipelined with 5 stages. Due to hardware overhead the pipelined design will operate only at 1 GHz. 5% of memory instructions cause a stall of 50 cycles, 30% of branch instruction cause a stall of 2 cycles and load-ALU combinations cause a stall of 1 cycle. Assume that in a given program, there exist 20% of branch instructions and 30% of memory instructions. 10% of instructions are load-ALU combinations. What is the speedup of pipelined design over the non-pipelined design?

A program has 2000 instructions in the sequence L.D, ADD.D, L.D, ADD.D,..... L.D, ADD.D. The ADD.D instruction depends on the L.D instruction right before it. The L.D instruction depends on the ADD.D instruction right before it. If the program is executed on the 5-stage pipeline what would be the actual CPI with and without operand forwarding technique?

#### Without operand forwarding.

ID of nth instruction can be only after WB of n-1th instruction. 3 stalls in each instruction.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
L.D	IF	ID	EX	ME	WB									
ADD		IF	*	*	*	ID	EX	ME	WB					
L.D						IF	*	*	*	ID	EX	ME	WB	
ADD										IF	*	*	*	ID

Instructions reach WB at clock cycles 5, 9, 13, 17, 21, 25, 29,.....

Last instruction (ADD) reaches WB in 5 + (1999x4) = 8001 cycles.

CPI= 8001/2000=4.0005

#### With operand forwarding.

Every ADD after L.D has a stall, but L.D after ADD do not have a stall.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
L.D	IF	ID	EX	ME	WB									
ADD		IF	*	ID	EX	ME	WB							
L.D				IF	ID	EX	ME	WB						
ADD					IF	*	ID	EX	ME	WB				

Instructions reach WB at clock cycles 5,7, 8,10, 11,13, 14,16

Last instruction (ADD) reaches WB in 7 + (999x3) = 3004 cycles.


CPI= 3004/2000=1.502

### **Branch Prediction**

Consider the last 16 actual outcomes of a single static branch. T means branch is taken and N means not taken.

{oldest→ TTNNTNTTNTNT ← latest}

A two level branch predictor of (1,2) type is used. Since there is only one branch in the program indexing to BHT with PC is irrelevant. Hence only last branch outcome only is used to index to the BHT. How many mis-predictions are there and which of the branches in this sequence would be mis-predicted? Fill up the table for 16 branch outcomes.



### **Branch Prediction**

SI.No	Last Outcome	BHT N/T	Prediction	Outcome	Mis-Pre Y/N ?
1	N (initial)	00 / 11	N	Т	YES
2	Т	01 / 11	т	т	NO
3	Т	01 / 11	Т	N	YES
4	N	<b>01 / 10</b>	N	N	NO
5	N	00 / 10	N	Т	YES
6	Т	01 / <mark>10</mark>	Т	N	YES
7	N	01 / 00	N	Т	YES
8	Т	11 / 00	N	Т	YES
9	Т	11 / <mark>01</mark>	N	Т	YES
10	Т	11 / <mark>11</mark>	Т	N	YES
11	N	<b>11 / 10</b>	T	т	NO
12	Т	11 / <mark>10</mark>	Т	N	YES
13	N	<b>11</b> / 00	т	т	NO
14	Т	11 / 00	N	Т	YES
15	Т	11 / <mark>01</mark>	N	N	NO
16	N	<b>11</b> / 00	т	т	NO



johnjose@iitg.ac.in http://www.iitg.ac.in/johnjose/