Network Embedding and Amdahl's Law

A. Sahu

Dept of CSE, IIT Guwahati

Outline


- Topology Embedding
- Amdahl's Law
- Introduction to GPU and GPU coding
 - Use of accelerator

Network Embedding

- Embedding allow us to
 - Use an algorithm/ program developed for an existing architecture on a new one
 - By simply letting the new one follow the same steps as older one.


- Also Embedding Helps in Application Mapping to Architecture
 - Embedding Tree to Mesh: Running Mergesort on a MESH
 - Embedding Tree to HyperCube : Running Mergesort in Mesh
 - Embedding Mesh to Tree : Running Matrix multiplication on TREE
 - And so on ….

Embeddings 7 Node Tree to MESH



- Dilation: Longest path onto which an edge is mapped (routing slowdown)
- Congestion: Max number of edges mapped onto one edge (contention slowdown)

 Load factor: Max number of nodes mapped onto one node (processing slowdown)




Dilation = 1 Congestion = 1 Load factor = 1

Dilation: Longest path onto which an edge is mapped (routing slowdown)

Congestion: Max number of edges mapped onto one edge (contention slowdown)

Load factor: Max number of nodes mapped onto one node (processing

slowdown)




Dilation = 2 Congestion = 2 Load factor = 1

Dilation: Longest path onto which an edge is mapped (routing slowdown)

Congestion: Max number of edges mapped onto one edge (contention slowdown)

Load factor: Max number of nodes mapped onto one node (processing

slowdown)



Dilation: Longest path onto which an edge is mapped (routing slowdown)

Congestion: Max number of edges mapped onto one edge (contention slowdown)


Load factor: Max number of nodes mapped onto one node (processing

slowdown)

Performance of Parallel Program (Amdahl's Law)

Example: OpenMP Parallel Program

```
printf("begin\n");
N = 1000;
#pragma omp parallel for
for (i=0; i<N; i++)
    A[i] = B[i] + C[i];
M = 500;
#pragma omp parallel for
for (j=0; j<M; j++)
    p[j] = q[j] - r[j];
printf("done\n");
```



Speed up and efficiency


 Notion: T₁ = Time on Uni-processor, T_p = Time on p Processors

Speed up =
$$S_p = T_1/T_p \le p$$

Efficiency = $E_p = T_1/(p.T_p)$

- Usually S_p p</sub> <1 due to overhead
- Some time superliner speed up reported (S_p > p or E_p >1)
 - Failure to use the best sequential algorithm
 - Advantage due to larger memory

Amdahl's law



Amdahl's Law

Serial fraction =
$$s = \frac{T_s}{T_1}$$

$$T_p = T_s + \frac{T_1 - T_s}{p}$$

$$S_{p} = \frac{T_{1}}{T_{p}} = \frac{T_{1}}{T_{s} + \frac{T_{1} - T_{s}}{p}} = \frac{T_{1}}{T_{s}(1 - \frac{1}{p}) + \frac{T_{1}}{p}}$$

Amdahl's Law

$$S_{p} = \frac{T_{1}}{T_{s}(1 - \frac{1}{p}) + \frac{T_{1}}{p}} \qquad S_{p} = \frac{1}{s(1 - \frac{1}{p}) + \frac{1}{p}} = \frac{p}{s(p-1) + 1}$$

$$S = \frac{T_{s}}{T_{1}} \qquad S_{p} = p \qquad S_{p} = \frac{1}{s}$$

$$S_{p} = \frac{S_{p}}{S_{p}} = 1$$

$$S_{p} = \frac{0.5}{s} \qquad 1$$

Assumption behind Amdahl's Law

- All the processors are homogeneous
- All the communication costs are zero
- All the memory accesses takes unit time (PRAM)
- All the parallel section are purely parallel:
 Divisible load

$$Sp = \frac{1}{s(1 - \frac{1}{p}) + \frac{1}{p}} =$$


$$\begin{array}{ccc}
Lt & & & \\
p \to \infty & & S_p = \frac{1}{s}
\end{array}$$

All the memory accesses takes unit time (PRAM)

- Memory Hierarchy: Cache Memory
- Suppose Application A run on 2Ghz Intel
 Pentium P4 uni-processor takes 10 minutes
- Same Application A run on 2Ghz Intel i5
 Processor (Quad core) may run much faster
 than 4X. Super linear Speedup
 - Earlier cache size was 1MB in P4
 - Now cahce size is 4MB, the whole App A may be fit into Cache. No capacity misses...

All the communication cost are zero

 Pthread Creation, Fork/Join takes significant amount of time



$$T = T_{s1} + T_{s2} + T_p$$
 $T = T_{s1} + T_{s2} + T_p + 4(T_f + T_j)$


All the parallel section are purely parallel: Divisible load

- Parallel threads accessing to shared resources make it serial
- Using higher number of processor may need to collaborate and have more communication
- Application parallel section may not be scale up with processor: Grain size

All the parallel section are purely parallel: Divisible load


• Parallel threads accessing to shared resources





Ideal Scenario

$$T = T_{s1} + T_{s2} + T_{p}$$



Actual Scenario with share Resource

$$T = T_{s1} + T_{s2} + T_p + 4(T_{cs})$$


All the processors are homogeneous

- Asymmetric Processing Environment
- One big core and many small or tiny cores
- Intel Xeon : 8 big cores

- GPU: 4/8 **big** cores+ 2000 **tiny** cores
- Intel Phi: 4/8 big cores(host) + 250 small cores




Grain size and performance



GPU & Application Analysis for GPGPU


GPU

- Graphics Cards to Motherboard PCI Slot
- To accelerate Graphics computation
- Earlier day: It was fixed purpose
- Now a days, it is programmable, configurable
 - Why not to use them for general purpose?
 - For what kind of application



GPU

GPU vs CPU



- GPU Cards
 - GTX3090: 10496 cores, 24GB DDR6-384bit interface, Rs 1.3L



GPU Philosophy

- Small independent function/code executed huge number of time
- Number of cores in thousands, tiny cores
- Cores are organized in cluster
 - Kepler SMX: 14 SM, 192 SP Cuda cores/SM, 64 DP units, 32 SFU, 32 (LD/ST) U
 - TU102-RTX 2080Ti: 72 SM, 4608 Cuda Cores, 576
 Tensor core, 72 RayTrace cores
- Explicit memory hierarchy, programmer controlled
- Also implicit memory hierarchy: cache