
Project Report:

Implementation of Phase Locked Loops By - Avidi S L Jagannadh 21EC37003.


Aim:

To simulate the entire circuit for the phase-locked loops in 65-nanometer technology in Cadence software.

The phase-locked loops have a very large circuit and so many blocks; I had designed each block separately. The Block Diagram of the PLL is given below:



The final structure of the circuit implemented in the cadence is as follows:




In the above circuit, there are the following blocks:

- 1. Phase Detector
- 2. Charge Pump
- 3. Voltage Controlled Oscillator
- 4. Divider(48).


Each has been individually implemented and simulated with appropriate designs.

1. Phase Detector:




A phase detector is a crucial component in a phase-locked loop (PLL), responsible for comparing the phase of two signals and generating an error signal that helps synchronize the output frequency with the input frequency


The above is the circuit of the phase detector. Here, D Flip Flops are also designed as below.



Nor gates are basic gates, and again, they are designed as follows:




In this way, I had created the circuit for the nor gates. In between, there is an AND gate in the main phase detector circuit that is implemented as below.




Coming to the measurements of the above schematics, I had taken the width of the nmos to be equal to 120 nanometers, and the width of the pmos is also taken as 120 nanometers. It has a power supply of 1.1 volts. And then all the connections are there.

Testing:


Here, for the two inputs, we need to give two pulse signals, and when the main reference signal is lagging, then the down will be high till the lag is covered. And when the reference signal is leading, then the up signal will be high. This is clearly observed in the following plot.



2. Charge Pump Design:




It contains an inverter in between, which is designed as follows:



Now, here also, I had taken the same measurements for all the NMOS and the PMOS. The selected NMOS and PMOS in the Cadence software are: Nch_lvt

Pch_lvt

Output Testing plot:



Circuit combining both the PFD and the CP. For testing. The output plots are as follows:




When the voltage is high then the charge pump decreases the value. As expected. When the down is high, the charge pump should increase its value. Which is in the next plot.




Hence, our charge pump and combined with the PFD are working perfectly.

3. Voltage Controlled Oscillator:




Here, the above circuit is the entire circuit for the VCO. The circuit contains 5 inverters with current mirrors attached to the PMOS as well as the NMOS. At the start, there is an input pin for the voltage control over the frequency we are obtaining from the VCO.


The Mastreo analysis set up for the above circuit is as follows:



The corresponding simulation results are:



Clearly, we can see the frequency we are obtaining is around 4.8 GHz, which is what I am designing.




From the calculator in the tools, I had calculated the corresponding KVCO for the next step. Around 300mv, we are getting the frequency equal to 4.,8 and the kvco is also we are obtaining around 128.2E6. This value we are using for the next step.


Parameters	: Vc=300m		
3	jagannadh_65nm:VCO_cs:1	frequency(VT("/	4.808G
3	jagannadh_65nm:VCO_cs:1	/Vout	~

4. Divider Design:

We are having many topologies for the driver design. I had chosen the TPSC divider, an easy and effective divider. I am dividing the input frequency by 48. The corresponding design is as follows:




The above circuit has TPSC, AND blocks used. And it is already designed in the starting portion. The circuit for the TPSC is as follows:



Testing:

Now, for this circuit, we are giving the input signal of high frequency, and we will get the output frequency to be very less.




Here, the input signal has having frequency of 100MHz and the output frequency is 2MHz, which is calculated using tools -> calculator.


Hence, our Divider is also working.

Now we need to combine the entire circuit.

Here, before combining, we need to combine the VCO and the divider and check their performance. For that test circuit is as follows:




The corresponding maestro simulation is as follows:




Clearly, we are getting the dividing operation working perfectly, and the VCO is also giving us the frequency close to 4.8 GHz. Hence, working perfectly.

Final Circuit:



Here, as in the above diagram, I had combined all the circuit elements into a single loop.

There are some hand calculations needed for the capacitor and the resistor part.



Hand Calculations for this are as given below:

PUL calculatione Avidi Sh Jagannadh. 21 EC 37003. Grom Simulation KVCO > 128.2 E6. Transfer fruits Vo= 300.e3 Frequency = . 4.808 E9 $W_{n} = \frac{2\pi f_{n}}{2}$ $C = \frac{R_{1}}{2} \int \frac{1}{2\pi K v_{co}C_{1}} \frac{1}{2\pi M}$ Jp. Kvco


Jp. Kvco

ZT MC1.


Where Z Jun = Wheter

10. Given, Ip= 100 MA. KVC0 = 128.2 MH3/V. 3, damping factor=1. fort = 4.86H3, IN = 48. KOVCO= 277 X128.2 MH3/V.


-> f = font = 100MH8. Tg = 1/4 = 10 ms. TAZ = T8/2 = 5 18. Wr = 211 f8. 2 - 2 99 1 XIT red /8 C1 = 198x18 x. 27/x.128.2 x/6 2/1 x . 29. 92 × 106 × 29. 92 × 10 10 1. = 128.2 29.92 × 10 × 10 × 29.92× 48 0.003.98×110 $= 0.298 \times 10^{12}.$ $C_{2} = 0.298 PF$ = 0.0298 PF= 0.298×1012.



Final Resulting Waveform:




Initially, the up signal is very high, then later it starts decreasing, making the down signal to become slowly increase.



As in the above plot, the down signal is increasing gradually both the down and up signals will be becoming close to 0 leaving a single spike making the frequency set and locked without any changing. Without any lagging or leading.

The almost zero up and down image is given below:



Both the up and down signals are very small. The Vref and Vdiv are almost equal, hence our PLL is working absolutely fine.

Outputs						
	Name/Signal/Expr	Value	Plot	Save		
1	Vref		~	~	allv	
2	Vf		✓	✓	allv	
3	up		V	~	allv	
4	dn		V	~	allv	
5	vc		V	V	allv	
6	vout		<u> </u>	~	allv	
7	I1/PM1/D		V	~	yes	
8	11/NM0/D		<u> </u>	~	yes	
9	frequency(VT("/Vref"))	100M	V			
10 frequency(VT("/Vf"))		100.29M	<u> </u>			
11	frequency(VT("/vout"))	4.81428G	V			

Thank You.

Regards, Avidi S L Jagannadh, 21EC37003, Phone: 9046653486.