

## Lab 2 Requirements

1- Create 2 register files where each register file

- contains 8 registers
- each register is 16-bit width.
- One register file is created using for loop and the other is created using arrays (memory)
- Each register file has ( read\_enable,write\_enable, read\_data,write\_data, clk,rst, read\_addr,write\_addr)
  - read\_enable: enables reading from a certain registers
  - read\_addr: determines which register to read from
  - read\_data: is the data read from the chosen register
  - rst: reset all registers to 00s, it has a priority over any other signal.

2- Create a testbench to compare the 2 implementations of the register file, you need to cover at least different 8 cases

**Hint:** what will happen if you read and write to the register at the same time?

**Bonus:** use generics to create register of variable width & use monitor in testbench.

Make any necessary (logical) assumption.