


Verification plan

- Active reset at the first 2 cycle
- read when FIFO full
- Write when FIFO empty
- Write when FIFO not full
- read when FIFO not empty
- Check for Overflow and underflow when FIFO is empty or full
- Check internal signal
- constraint on reset to be most of time on active

Waveform






Cover Directive

ame	Cover Type	Design Unit	Design Unit Type	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
/tb_top/DUT/full_c	Concurrent	FIFO	Verilog	SVA	1	Off	286	1	Unli	1	100%		√	0	0	0 ns	. 0	
/tb_top/DUT/empt			Verilog	SVA	1	Off	1504	1	Unli	1	100%		'	0	0	0 ns	. 0	į
/tb_top/DUT/almos	Concurrent	FIFO	Verilog	SVA	1	Off	584	1	Unli	1	100%		i 🗸	0	0	0 ns	9 0	1
/tb_top/DUT/almos	Concurrent	FIFO	Verilog	SVA	1	Off	2117	1	Unli	1	100%		i 🗸	0	0	0 ns	9 0	1
/tb_top/DUT/wr_ac	Concurrent	FIFO	Verilog	SVA	1	Off	4656	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/overfl	Concurrent	FIFO	Verilog	SVA	1	Off	139	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/under	Concurrent	FIFO	Verilog	SVA	1	Off	630	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/count	Concurrent	FIFO	Verilog	SVA	1	Off	2329	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/count	Concurrent	FIFO	Verilog	SVA	1	Off	2061	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
tb_top/DUT/wr_e	Concurrent	FIFO	Verilog	SVA	1	Off	4795	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/rd_ful	Concurrent	FIFO	Verilog	SVA	1	Off	4963	1	Unli	1	100%		l √	0	0	0 ns	s 0	1
/tb_top/DUT/wr_o	Concurrent	FIFO	Verilog	SVA	1	Off	5012	1	Unli	1	100%		i 🗸	0	0	0 ns	s 0	1
/tb_top/DUT/rd_un	Concurrent	FIFO	Verilog	SVA	1	Off	5037	1	Unli	1	100%		V	0	0	0 ns	s 0	1
/tb_top/DUT/wr_w	Concurrent	FIFO	Verilog	SVA	1	Off	5012	1	Unli	1	100%		V	0	0	0 ns	s 0	1
/tb_top/DUT/almos	Concurrent	FIFO	Verilog	SVA	1	Off	142	1	Unli	1	100%		/	0	0	0 ns	š 0	1
/tb_top/DUT/almos	Concurrent	FIFO	Verilog	SVA	1	Off	489	1	Unli	1	100%		√	0	0	0 ns	<i>i</i> 0	1



Covergroup





Toggle coverage

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	106	106	0	100.00%

Branch coverage

Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	27	27	0	100.00%

Statement coverage

Statement Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	34	34	0	100.00%

Total coverage by instance

Total Coverage By Instance (filtered view): 100.00%