



University of Asia Pacific (UAP)

Department of Computer Science & Engineering

Program: B.Sc. in Computer Science and Engineering
Mid-Term Examination, Fall 2020

Course Code : CSE 317

Course Title : Computer Architecture

Name: Sudip Ghose

Reg. ID: 18101094

Semester: 3rd Year 2nd Semester


Section: B

Date: 26-02-21

Ans to the qus no. 1 (a)

There are 5 classic component of a computer.

1. Input
2. output
3. Memory
4. Datapath
5. control.



fig, Basic component of a computer.




Fig. Relationship among Instruction set, software and Hardware of a computer.

Ans to the qus no. 1(b)

1. Response time: The time between the start and completion of a task.
2. Throughput: The total amount of work in a given time.
3. Relative Performance: relative performance is the total execution of two program.
4. Measuring performance: Time is the measure of computer performance. The computer performs the same amount work in the least time.

clock cycle: A clock cycle is a single period of an oscillating clock signal.

ex. multiplication, addition is a sequence of cycle.

Ans to the qus no.1(e)

clock cycles For:

class A = 3

class B = 2

class C = 4

Instruction:

class A = 5

class B = 2

class C = 3

} 1st code

class A = 6

class B = 4

class C = 2

} 2nd code

$$\text{Now, CPU clock cycle} = \sum_{i=1}^n (\text{CPI} \times C_i)$$

(1st code)

$$= (3 \times 5) + (2 \times 2) + (4 \times 3)$$
$$= 31 \text{ cycle.}$$

$$\begin{aligned} \text{CPU clock cycle} &= (3 \times 6) + (2 \times 4) + (4 \times 2) \\ \text{(2nd code)} &= 34 \text{ cycles.} \end{aligned}$$

$$\begin{aligned} \text{CPI (1st code)} &= \frac{\text{clock cycle}}{\text{total instructions}} \\ &= \frac{31}{10} \\ &= 3.1 \end{aligned}$$

$$\text{CPI (2nd code)} = \frac{34}{12} = 2.83$$

So, 2nd code seq. will be faster,
Because its CPI is less, So, performance
will be better.

$$\therefore n = \frac{3.1}{2.83} = 1.1$$

So, 2nd code sequence will
faster by 1.1 times.

Ans to the qus no. 3 (a)

Last digit of ID = 4

$m * (m_x)$ [5 Bit Multiplexer]

$$m = \{4 \bmod 6\} + 2$$

$$= 4 + 2$$

$$= 6$$

$$m_x = -4$$

So, $6 \times (-4)$

$$m = 00110$$

$$m' = 11001$$

$$+ 1$$

$$\therefore -m = 11010$$

$$\text{Result} = -24$$

$$4 = 00100$$

$$11011 \text{ (1's com)}$$

$$+ 1$$

$$\therefore m_x = 11100$$

$$-4 = 11100$$

$$24 = 0000011000$$

$$11110100111$$

$$+ 1$$

$$-24 = 111101000$$

Iteration	steps	M_n	P	Extra Bit
0	initialization	00110	00000	111000
1	1. $P_0 P_{0-1} = 00$ 1(a) NOP 2. \vec{P}	00110	00000	011100
2	1. $P_0 P_{0-1} = 00$ 1(a) NOP 2. \vec{P}	00110	00000	001110
3	1. $P_0 P_{0-1} = 10$ 1(a) $P(L) = P_L - M_n$ 2. \vec{P}	00110	11010	001110
4	1. $P_0 P_{0-1} = 11$ 1(a) NOP 2. \vec{P}	00110	11110	100011
5	1. $P_0 P_{0-1} = 11$ 1(a) NOP 2. \vec{P}		11 111 ↓ Result	010001 ↓ Extra Bit

Ans to the ques no. 2 (a)

Instruction class of MIPS architecture are 3 types.

- (i) R type \rightarrow Register reference Ins.
- (ii) I type \rightarrow Memory reference Ins.
- (iii) J type \rightarrow Jump Instruction.

(i) R type: Arithmetic operations are R type instruction.

MIPS code: `add $0, $s1, $s2`

C code: $A = B + C$

\downarrow
 s_0

\downarrow
 s_1

\downarrow
 s_2

I Type: load, store, Addi, Subi, are I type instruction.

code: $A[S_0] = b + A[S_1]$

MIPS code: lw \$t0, 40(\$0)

add \$t0, \$s1, \$t0

sw \$t0, 32(\$0)

~~Jump~~ J type:

op code	Address
---------	---------

In MIPS arithmetic we use 3 operands for simplification hardware design

Ans to the ques no. 2(b)My ID: 18101094

$$i = 94$$

$$\begin{array}{ccccc}
 A[94] & = & C & + & A[99] \\
 \downarrow & & \downarrow & & \downarrow \\
 S_0 & & S_1 & & S_6
 \end{array}$$

① lw \$to, 76(\$S0):

② Add \$to, \$S1, \$to;

③ sw, \$to, 356(\$S0);

Let's assume $S_0 = 17, S_1 = 18, to = 19$ $lw = 14, sw = 15$

Add = 36

①

19	17	19	376
----	----	----	-----

001110	100001	10011	00000000101111000
--------	--------	-------	-------------------

0000000	10016	10011	10011	000000
---------	-------	-------	-------	--------

011110

③

15	12	19	356
----	----	----	-----

=

001111	10001	10011	0000001011 00100
--------	-------	-------	---------------------

Ans to the ques no. 3(b)

ver. 1 multiplication	ver 2 multiplication	ver 3 multiplication
64 Bit ALU	32 Bit ALU	32 Bit ALU
64 Bit wasted	32 bit wasted	no bit wasted
Multiplicand 64 Bit	Multiplicat 32 bit	Multiplicand 32 bit
Multiplier 32 bit	Multiplier 32 bit	Multiplier 32 bit
Multiplicand On another register	Multiplier Another register.	For my half part of product register